

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.  
 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.  
 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

# K75F MLB, "MEMSWAP"

REV	ECN	DESCRIPTION OF REVISION	CK APPD	DATE
A	0000892544	PRODUCTION RELEASED		2010-04-15


Page	Contents	Sync	Date
1	Table of Contents	K75F_MLB	04/14/2010
2	System Block Diagram	K75F_MLB	04/14/2010
3	Power Block Diagram	K75F_MLB	04/14/2010
4	BOM Configuration	K75F_MLB	04/14/2010
5	PROTO 0 DEBUG LEDS	K75F_MLB	04/14/2010
6	Power Conn / Alias	K75F_MLB	04/14/2010
7	Holes	K75F_MLB	04/14/2010
8	UNUSED SIGNAL ALIAS	K75F_MLB	04/14/2010
9	Signal Aliases	K75F_MLB	04/14/2010
10	CPU DMI/PEG/FDI/RSVD	K75F_MLB	04/14/2010
11	CPU CLOCK/MISC/JTAG	K75F_MLB	04/14/2010
12	CPU DDR3 INTERFACES	K75F_MLB	04/14/2010
13	CPU POWER	K75F_MLB	04/14/2010
14	CPU GROUNDS	K75F_MLB	04/14/2010
15	STRAPS,PULL UPS,PULL DOWNS FOR PCH AND CPU	K75F_MLB	04/14/2010
16	CPU NON-GFX DECOUPLING	K75F_MLB	04/14/2010
17	CPU/PCH GFX DECOUPLING	K75F_MLB	04/14/2010
18	PCH SATA/PCIE/CLK/LPC/SPI	K75F_MLB	04/14/2010
19	PCH DMI/FDI/GRAPHICS	K75F_MLB	04/14/2010
20	PCH PCT/FLASHCACHE/USB	K75F_MLB	04/14/2010
21	PCH MISC	K75F_MLB	04/14/2010
22	PCH POWER	K75F_MLB	04/14/2010
23	PCH GROUNDS	K75F_MLB	04/14/2010
24	PCH DECOUPLING	K75F_MLB	04/14/2010
25	EXTENDED DEBUG PORT(XDP)	K75F_MLB	04/14/2010
26	CLOCK (CK505)	K75F_MLB	04/14/2010
27	CHIPSET SUPPORT	K75F_MLB	04/14/2010
28	DDR3 VREF MARGINING	K75F_MLB	04/14/2010
29	MEMORY CAPS	K75F_MLB	04/14/2010
30	DDR3 SO-DIMMs 0 & 2	K75F_MLB	04/14/2010
31	DDR3 SO-DIMM CONNECTOR B	K75F_MLB	04/14/2010
32	DDR3 SUPPORT AND BITSWAPS	K75F_MLB	04/14/2010
33	PCI-E Wireless Connector	K75F_MLB	04/14/2010
34	USB HUB 1	K75F_MLB	04/14/2010
35	USB HUB 2	K75F_MLB	04/14/2010
36	ETHERNET (CAESAR II)	K75F_MLB	04/14/2010
37	CAESAR II SUPPORT	K75F_MLB	04/14/2010
38	ETHERNET CONNECTOR	K75F_MLB	04/14/2010
39	FireWire LLC/PHY (XIO2213B)	K75F_MLB	04/14/2010
40	FW: 1394B MISC	K75F_MLB	04/14/2010
41	FIREWIRE CONNECTOR	K75F_MLB	04/14/2010
42	SATA Connectors	K75F_MLB	04/14/2010
43	EXTERNAL USB CONNECTORS	K75F_MLB	04/14/2010
44	Internal USB Connections	K75F_MLB	04/14/2010
45	SMC	K75F_MLB	04/14/2010
46	SMC Support	K75F_MLB	04/14/2010
47	LPC+SPI Debug Connector	K75F_MLB	04/14/2010
48	SMBus Connections	K75F_MLB	04/14/2010

Page	Contents	Sync	Date
49	CPU POWER SENSE	K75F_MLB	04/14/2010
50	GRAPHICS / DIMM POWER SENSE	K75F_MLB	04/14/2010
51	Thermal Sensors	K75F_MLB	04/14/2010
52	HD AND OD FAN	K75F_MLB	04/14/2010
53	CPU FAN	K75F_MLB	04/14/2010
54	SPI ROM	K75F_MLB	04/14/2010
55	AUDIO: CODEC/REGULATOR	K75F_MLB	04/14/2010
56	AUDIO: FILTER/BUFFER	K75F_MLB	04/14/2010
57	AUDIO: Tweeter Amp 1	K75F_MLB	04/14/2010
58	AUDIO: Woofer Amp	K75F_MLB	04/14/2010
59	Audio: MLB to I/O Conn.	K75F_MLB	04/14/2010
60	AUDIO: Detects/Grounding	K75F_MLB	04/14/2010
61	AUDIO: Mikey	K75F_MLB	04/14/2010
62	POWER SEQUENCING ENABLES	K75F_MLB	04/14/2010
63	POWER SEQUENCING PGOOD	K75F_MLB	04/14/2010
64	VREG: PPVCORE_S0_CPU	K75F_MLB	04/14/2010
65	VREG: CPU CORE - PHASES 1-3	K75F_MLB	04/14/2010
66	VREG: CPU CORE - PHASE 4	K75F_MLB	04/14/2010
67	CPU VTT REGULATOR	K75F_MLB	04/14/2010
68	IBEX PEAK CORE	K75F_MLB	04/14/2010
69	5V_S3 / 3V3_S5 VREGS	K75F_MLB	04/14/2010
70	1.5V / 1.8V VREGS	K75F_MLB	04/14/2010
71	1.05 S5 SUPPLY	K75F_MLB	04/14/2010
72	S3+S0 FETS	K75F_MLB	04/14/2010
73	MXM PCIe, DP & Power	K75F_MLB	04/14/2010
74	MXM I/O	K75F_MLB	04/14/2010
75	MXM PCIe CAPS	K75F_MLB	04/14/2010
76	Display: Aliases	K75F_MLB	04/14/2010
77	Display: Int DP Connector	K75F_MLB	04/14/2010
78	Display: BiDiVi Mux1	K75F_MLB	04/14/2010
79	BIDIVI DP MUX2	K75F_MLB	04/14/2010
80	Display: Ext DP Connector	K75F_MLB	04/14/2010
81	Display: BiDiVi Support	K75F_MLB	04/14/2010
82	K60/K61 RULE DEFINITIONS	K75F_MLB	04/14/2010
83	Memory Constraints	K75F_MLB	04/14/2010
84	PCIE/DMI/FDI/SATA CONSTRAINTS	K75F_MLB	04/14/2010
85	IBEX PEAK CONSTRAINTS	K75F_MLB	04/14/2010
86	ENET/FIREWIRE CONSTRAINTS	K75F_MLB	04/14/2010
87	GRAPHICS CONSTRAINTS	K75F_MLB	04/14/2010
88	SMC Constraints	K75F_MLB	04/14/2010
89	POWER CONSTRAINTS	K75F_MLB	04/14/2010
90	PM RESETS ENABLES PGOOD CONST	K75F_MLB	04/14/2010
91	K22/K23 ICT/FCT	K75F_MLB	04/14/2010


LAST\_MODIFIED=Thu Apr 15 11:21:16 2010

DRAWING  
 TITLE=K22  
 ABBREV=DRAWING  
 LAST\_MODIFIED=Thu Apr 15 11:21:16 2010

DRAWING TITLE		SCH, K75F, MLB_MEMSWAP	
DRAWING NUMBER	051-8600	SIZE	D
REVISION	A.0.0		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED.			
PAGE	1 OF 110		
SHEET	1 OF 92		



SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
<b>System Block Diagram</b>			
Apple Inc.		DRAWING NUMBER	051-8600
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	2 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	2 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
<b>Power Block Diagram</b>			
Apple Inc.		DRAWING NUMBER 051-8600	SIZE D
		REVISION A.0.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 3 OF 110	SHEET 3 OF 92

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
085-1609	PCBA,MLB,DEV,K75F	DEVELOPMENT,DEV_GROUP
639-1103	PCBA,MLB,K75F,3.20GHZ,CKD	K75F,3P20GHZ_CKD_CPU,BASIC,CPUPOC_IMAX_100_120
639-1105	PCBA,MLB,K75F,3.60GHZ,CKD	K75F,3P60GHZ_CKD_CPU,BASIC,CPUPOC_IMAX_100_120
639-1104	PCBA,MLB,K75F,2.66GHZ,LFD	K75F,2P66GHZ_LFD_CPU,BASIC,CPUPOC_IMAX_100_120
639-1106	PCBA,MLB,K75F,2.93GHZ,LFD	K75F,2P93GHZ_LFD_CPU,BASIC,CPUPOC_IMAX_100_120

BOM GROUPS

BOM GROUP	BOM OPTIONS
BASIC	COMMON,ALTERNATE,XDP,BETTER,MXM,XDP_CPU_BPM,INT_VREF,PCH_VRM,BUF_CLK,PRODUCTION
DEV_GROUP	XDP_CONN,LPCPLUS,MOJOMUX,CPU_TDIODE

CPU SOCKET & ILM SUB-BOMS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
5118063	1	SOCKET,LG1156,CPU-LF	U1000	CRITICAL	MOLEX_SOCKET
604-0942	1	ASSY,PURCHASED,ILM,MOLEX,K75	ILM	CRITICAL	MOLEX_SOCKET
5118069	1	SOCKET,LG1156,CPU-LF	U1000	CRITICAL	FOXCONN_SOCKET
604-0988	1	ASSY,PURCHASED,ILM,FOXCONN,K75	ILM	CRITICAL	FOXCONN_SOCKET

ALTERNATE SOCKET VENDORS MUST USE MATCHING ILM

BOM NUMBER	BOM NAME	BOM OPTIONS
607-6876	SUB ASSY,CPU SOCKET,K75F,MOLEX	MOLEX_SOCKET
607-6877	SUB ASSY,CPU SOCKET,K75F,FOXCONN	FOXCONN_SOCKET

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
607-6876	1	MOLEX CPU SOCKET AND ILM	SKT_ILM	CRITICAL	

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
607-6877	607-6876		SKT_ILM	FOXCONN ALTERNATIVE

COMMON

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33783828	1	IC,IBEX PEAK B3 PRQ,DESKTOP,FCBGA,P425	U1800	CRITICAL	
35980157	1	IC,SLG2AP108,CLK GEN,CX505,QFN3	U2600	CRITICAL	BUF_CLK
341T0230	1	IC,EFI BOOTROM,K74/K75	U6100	CRITICAL	
33880765	1	IC,XI02211ZAY,1394B_PCIE,PHY/LINK	U4100	CRITICAL	
34380485	1	IC,BCM5764M,68PIN QFN	U3700	CRITICAL	
341T0269	1	ENET 1MBIT FLASH,CII,K74/K75F	U3701	CRITICAL	
825-7122	1	MLB LABEL,48,0X4.8	X14	CRITICAL	

RAW: 33580663

CPUS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33783911	1	CPD,SLBUD,PRQ,3.20,73M,1333,K0,4M,LGA	CPU	CRITICAL	3P20GHZ_CKD_CPU
33783910	1	CPD,SLBTD,PRQ,3.60,73M,1333,K0,4M,LGA	CPU	CRITICAL	3P60GHZ_CKD_CPU
33783810	1	LFD,SLSLC,PRQ,2.66,95W,1333,B1,8M,LGA	CPU	CRITICAL	2P66GHZ_LFD_CPU
33783861	1	LFD,SLB70,PRQ,2.93,95W,1333,B1,8M,LGA	CPU	CRITICAL	2P93GHZ_LFD_CPU

ALTERNATES


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
12880298	12880293		C7460,C7461,C7462,C7463	
51880811	51880685		J9002	

K75F PARTS







PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-8600	1	SCH,K75F,MLB_MEMSWAP	SCH1		K75F
820-2901	1	PCBF,K75F,MLB_MEMSWAP	MLB1		K75F
(33880489 - BLNK) 341T0273	1	IC,SMC,K75F	U4900	CRITICAL	K75F

BOARD STACK-UP

TOP	SIGNAL
2	GROUND
3	SIGNAL
4	POWER
5	POWER
6	SIGNAL
7	GROUND
BOTTOM	SIGNAL

SYNC MASTER=MASTER		SYNC DATE=N/A	
<b>BOM Configuration</b>			
 Apple Inc.		DRAWING NUMBER	051-8600
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	4 OF 110
		SHEET	4 OF 92

CAN DELETE THESE FOR PROTO1 AND BEYOND



State	Manageability	SMC_PM_G2_ENABLE	PM_S4_STATE_L	PM_SLP_S3_L	PM_SLP_S4_L	PM_SLP_M_L
Run (S0/M0)	N/A	1	1	1	1	1
Sleep (S3/M1)	On	1	1	0	1	1
Soft-Off (S5/M1)	On	1	0	0	1	1
Sleep (S3/M-Off)	Off	1	1	0	1	0
Soft-Off (S5/M-Off)	Off	1	0	0	0	0
Battery Off (G3Hot)	N/A	0	0	0	0	0

SYNC MASTER=K75F MLB SYNC DATE=04/14/2010

PROTO 0 DEBUG LEDES


Apple Inc.

DRAWING NUMBER: 051-8600 SIZE: D

REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED


PAGE: 5 OF 110 SHEET: 5 OF 92



PAGE TITLE		SYNC DATE=04/14/2010	
Power Conn / Alias		DRAWING NUMBER	SIZE
Apple Inc.		051-8600	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		A.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		6 OF 110	
IV ALL RIGHTS RESERVED		SHEET	
		6 OF 92	


CPU Heatsink

4mm Plated Holes (998-0850)



DIMM CONNECTOR NUTS

Nuts (805-9582)



PCH HEATSINK

EMC Springs (870-1125) Removed 2009-10-05

www.laptop-schematics.com

Rear Cover


Standoffs (860-1255)



www.laptop-schematics.com

Backer Plate

Nuts (835-0269)




www.laptop-schematics.com

For EMC

EMC Spring (870-1577); Near DIMMs

EMC POGO Pins (870-1698); Near DIMMs



SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
Holes			
		DRAWING NUMBER	051-8600
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	7 OF 110
		SHEET	7 OF 92



UNUSED CPU SIGNALS

10 TP CPU RSVD<41..29> == NC CPU RSVD<41..29>
MAKE\_BASE=TRUE NO\_TEST=TRUE
10 TP CPU RSVD<26..1> == NC CPU RSVD<26..1>
MAKE\_BASE=TRUE NO\_TEST=TRUE
13 TP CPU FC AE38 == NC CPU FC AE38
MAKE\_BASE=TRUE NO\_TEST=TRUE
13 TP CPU FC AG40 == NC CPU FC AG40
MAKE\_BASE=TRUE NO\_TEST=TRUE

NC ON UNUSED PCI ALIASES

20 TP PCI AD<31..0> == NC PCI AD<31..0>
MAKE\_BASE=TRUE NO\_TEST=TRUE
20 TP PCI C BE L<3..0> == NC PCI C BE L<3..0>
MAKE\_BASE=TRUE NO\_TEST=TRUE

20 TP PCI PAR == NC PCI PAR
MAKE\_BASE=TRUE NO\_TEST=TRUE

20 TP PCI RESET L == NC PCI RESET L
MAKE\_BASE=TRUE NO\_TEST=TRUE

21 TP PCIE CLK100M XDPP == NC PCIE CLK100M XDPP
MAKE\_BASE=TRUE NO\_TEST=TRUE

21 TP PCIE CLK100M XDPN == NC PCIE CLK100M XDPN
MAKE\_BASE=TRUE NO\_TEST=TRUE

21 TP DMI CLK100M LAP == NC DMI CLK100M LAP
MAKE\_BASE=TRUE NO\_TEST=TRUE

21 TP DMI CLK100M LAN == NC DMI CLK100M LAN
MAKE\_BASE=TRUE NO\_TEST=TRUE

18 TP LPC DREQ1 L == NC LPC DREQ1 L
MAKE\_BASE=TRUE NO\_TEST=TRUE

18 TP LPC DREQ0 L == NC LPC DREQ0 L
MAKE\_BASE=TRUE NO\_TEST=TRUE

NC ON UNUSED NAND ALIASES

20 TP NV CE L<3..0> == NC NV CE L<3..0>
MAKE\_BASE=TRUE NO\_TEST=TRUE

20 TP NV DQS<1..0> == NC NV DQS<1..0>
MAKE\_BASE=TRUE NO\_TEST=TRUE

20 TP NV DQ<15..0> == NC NV DQ<15..0>
MAKE\_BASE=TRUE NO\_TEST=TRUE

20 TP NV RB L == NC NV RB L
MAKE\_BASE=TRUE NO\_TEST=TRUE

20 TP NV WR RE L<1..0> == NC NV WR RE L<1..0>
MAKE\_BASE=TRUE NO\_TEST=TRUE

20 TP NV WE CK L<1..0> == NC NV WE CK L<1..0>
MAKE\_BASE=TRUE NO\_TEST=TRUE

NC ON UNUSED MISC ALIASES

15 TP JTAG XDP TRST L == NC JTAG XDP TRST L
MAKE\_BASE=TRUE NO\_TEST=TRUE

21 TP PCH PWM0 == NC PCH PWM0
MAKE\_BASE=TRUE NO\_TEST=TRUE

21 TP PCH PWM1 == NC PCH PWM1
MAKE\_BASE=TRUE NO\_TEST=TRUE

21 TP PCH PWM2 == NC PCH PWM2
MAKE\_BASE=TRUE NO\_TEST=TRUE

21 TP PCH PWM3 == NC PCH PWM3
MAKE\_BASE=TRUE NO\_TEST=TRUE

21 TP PCH SST == NC PCH SST
MAKE\_BASE=TRUE NO\_TEST=TRUE

NC ON UNUSED MEM ALIASES

12 TP MEM A CS L<7..4> == NC MEM A CS L<7..4>
MAKE\_BASE=TRUE NO\_TEST=TRUE

12 TP MEM A DQ CB<7..0> == NC MEM A DQ CB<7..0>
MAKE\_BASE=TRUE NO\_TEST=TRUE

83 12 TP MEM A DQS N<8> == NC MEM A DQS N<8>
MAKE\_BASE=TRUE NO\_TEST=TRUE

83 12 TP MEM A DQS P<8> == NC MEM A DQS P<8>
MAKE\_BASE=TRUE NO\_TEST=TRUE

12 TP MEM B CS L<7..4> == NC MEM B CS L<7..4>
MAKE\_BASE=TRUE NO\_TEST=TRUE

12 TP MEM B DQ CB<7..0> == NC MEM B DQ CB<7..0>
MAKE\_BASE=TRUE NO\_TEST=TRUE

83 12 TP MEM B DQS N<8> == NC MEM B DQS N<8>
MAKE\_BASE=TRUE NO\_TEST=TRUE

83 12 TP MEM B DQS P<8> == NC MEM B DQS P<8>
MAKE\_BASE=TRUE NO\_TEST=TRUE

NC ON UNUSED SATA ALIASES

18 TP SATA D D2RN == NC SATA D D2RN
MAKE\_BASE=TRUE NO\_TEST=TRUE

18 TP SATA D D2RP == NC SATA D D2RP
MAKE\_BASE=TRUE NO\_TEST=TRUE

18 TP SATA D R2D CN == NC SATA D R2D CN
MAKE\_BASE=TRUE NO\_TEST=TRUE

18 TP SATA D R2D CP == NC SATA D R2D CP
MAKE\_BASE=TRUE NO\_TEST=TRUE

18 TP SATA E D2RN == NC SATA E D2RN
MAKE\_BASE=TRUE NO\_TEST=TRUE

18 TP SATA E D2RP == NC SATA E D2RP
MAKE\_BASE=TRUE NO\_TEST=TRUE

18 TP SATA E R2D CN == NC SATA E R2D CN
MAKE\_BASE=TRUE NO\_TEST=TRUE

18 TP SATA E R2D CP == NC SATA E R2D CP
MAKE\_BASE=TRUE NO\_TEST=TRUE

18 TP SATA F D2RN == NC SATA F D2RN
MAKE\_BASE=TRUE NO\_TEST=TRUE

18 TP SATA F D2RP == NC SATA F D2RP
MAKE\_BASE=TRUE NO\_TEST=TRUE

18 TP SATA F R2D CN == NC SATA F R2D CN
MAKE\_BASE=TRUE NO\_TEST=TRUE

18 TP SATA F R2D CP == NC SATA F R2D CP
MAKE\_BASE=TRUE NO\_TEST=TRUE

18 TP SATA F R2D CP == NC SATA F R2D CP
MAKE\_BASE=TRUE NO\_TEST=TRUE

18 TP SATA F R2D CP == NC SATA F R2D CP
MAKE\_BASE=TRUE NO\_TEST=TRUE

NC ON UNUSED DISPLAY ALIASES

19 TP CRT IG DDC CLK == NC CRT IG DDC CLK
MAKE\_BASE=TRUE NO\_TEST=TRUE

19 TP CRT IG DDC DATA == NC CRT IG DDC DATA
MAKE\_BASE=TRUE NO\_TEST=TRUE

19 TP CRT IG RED == NC CRT IG RED
MAKE\_BASE=TRUE NO\_TEST=TRUE

19 TP CRT IG GREEN == NC CRT IG GREEN
MAKE\_BASE=TRUE NO\_TEST=TRUE

19 TP CRT IG BLUE == NC CRT IG BLUE
MAKE\_BASE=TRUE NO\_TEST=TRUE

19 TP CRT IG HSYNC == NC CRT IG HSYNC
MAKE\_BASE=TRUE NO\_TEST=TRUE

19 TP CRT IG VSYNC == NC CRT IG VSYNC
MAKE\_BASE=TRUE NO\_TEST=TRUE

19 TP DP IG B MLN<3..0> == NC DP IG B MLN<3..0>
MAKE\_BASE=TRUE NO\_TEST=TRUE

19 TP DP IG B MLP<3..0> == NC DP IG B MLP<3..0>
MAKE\_BASE=TRUE NO\_TEST=TRUE

19 TP DP IG B AUX N == NC DP IG B AUX N
MAKE\_BASE=TRUE NO\_TEST=TRUE

19 TP DP IG B AUX P == NC DP IG B AUX P
MAKE\_BASE=TRUE NO\_TEST=TRUE

19 TP DP IG B HPD == NC DP IG B HPD
MAKE\_BASE=TRUE NO\_TEST=TRUE

19 TP DP IG B DDC CLK == NC DP IG B CTRL CLK
MAKE\_BASE=TRUE NO\_TEST=TRUE

19 TP DP IG B DDC DATA == NC DP IG B CTRL DATA
MAKE\_BASE=TRUE NO\_TEST=TRUE

19 TP DP IG C MLN<3..0> == NC DP IG C MLN<3..0>
MAKE\_BASE=TRUE NO\_TEST=TRUE

19 TP DP IG C MLP<3..0> == NC DP IG C MLP<3..0>
MAKE\_BASE=TRUE NO\_TEST=TRUE

19 TP DP IG C AUX N == NC DP IG C AUX N
MAKE\_BASE=TRUE NO\_TEST=TRUE

19 TP DP IG C AUX P == NC DP IG C AUX P
MAKE\_BASE=TRUE NO\_TEST=TRUE

19 TP DP IG C HPD == NC DP IG C HPD
MAKE\_BASE=TRUE NO\_TEST=TRUE

19 TP DP IG C CTRL CLK == NC DP IG C CTRL CLK
MAKE\_BASE=TRUE NO\_TEST=TRUE

19 TP DP IG C CTRL DATA == NC DP IG C CTRL DATA
MAKE\_BASE=TRUE NO\_TEST=TRUE

19 TP DP IG D MLN<3..0> == NC DP IG D MLN<3..0>
MAKE\_BASE=TRUE NO\_TEST=TRUE

19 TP DP IG D MLP<3..0> == NC DP IG D MLP<3..0>
MAKE\_BASE=TRUE NO\_TEST=TRUE

19 TP DP IG D AUXN == NC DP IG D AUXN
MAKE\_BASE=TRUE NO\_TEST=TRUE

19 TP DP IG D AUXP == NC DP IG D AUXP
MAKE\_BASE=TRUE NO\_TEST=TRUE

19 TP DP IG D HPD == NC DP IG D HPD
MAKE\_BASE=TRUE NO\_TEST=TRUE

19 TP DP IG D CTRL CLK == NC DP IG D CTRL CLK
MAKE\_BASE=TRUE NO\_TEST=TRUE

19 TP DP IG D CTRL DATA == NC DP IG D CTRL DATA
MAKE\_BASE=TRUE NO\_TEST=TRUE

13 TP GFX VID<0..6> == NC GFX VID<0..6>
MAKE\_BASE=TRUE NO\_TEST=TRUE

13 TP GFX VSENSE N == NC GFX VSENSE N
MAKE\_BASE=TRUE NO\_TEST=TRUE

13 TP GFX VSENSE P == NC GFX VSENSE P
MAKE\_BASE=TRUE NO\_TEST=TRUE

D

C

B

A

D

C

B


A

UNUSED SIGNAL ALIAS
Apple Inc.
DRAWING NUMBER 051-8600
REVISION A.0.0
NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED




www.laptop-schematics.com

### PEG Slot Support




www.laptop-schematics.com



www.laptop-schematics.com




PAGE TITLE		DRAWING NUMBER		SIZE	
Signal Aliases		051-8600		D	
Apple Inc.		REVISION		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		PAGE	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:				9 OF 110	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE				SHEET	
II NOT TO REPRODUCE OR COPY IT				9 OF 92	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					



FOR LYNNFIELD PROCESSOR  
CFG [1:0] : PCIE CONFIGURATION SELECT 11 = 1 X16 PCI EXPRESS 10 = 2 X8 PCI EXPRESS  
FOR CLARKDALE PROCESSOR  
CFG3 : PCIE LANE REVERSAL 1 = NORMAL OPERATION 0 = LANES REVERSED  
CFG4 : NOT USED ON DESKTOP



PAGE TITLE			
CPU DMI / PEG / FDI / RSVD			
Apple Inc.		DRAWING NUMBER	051-8600
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		BRANCH	
		PAGE	10 OF 110
		SHEET	10 OF 92




www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

PAGE TITLE		DRAWING NUMBER		SIZE
CPU CLOCK/MISC/JTAG		051-8600		D
Apple Inc.		REVISION		A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		11 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		11 OF 92
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				



D

D

C

C

B

B

A

A

SYNC MASTER=K75F MLB SYNC DATE=04/14/2010

CPU DDR3 INTERFACES


Apple Inc.

DRAWING NUMBER: 051-8600 SIZE: D

REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE: 12 OF 110 SHEET: 12 OF 92



SYNC MASTER=K75F MLB SYNC DATE=04/14/2010

**CPU POWER**

Apple Inc.


DRAWING NUMBER: 051-8600 SIZE: D


REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED


PAGE: 13 OF 110 SHEET: 13 OF 92





PAGE TITLE		
<b>CPU GROUNDS</b>		
 Apple Inc.	DRAWING NUMBER	051-8600
	REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		
PAGE	14 OF 110	SIZE
SHEET	14 OF 92	






PAGE TITLE		DRAWING NUMBER		SIZE	
STRAPS, PULL UPS, PULL DOWNS FOR PCH AND CPU		051-8600		D	
Apple Inc.		REVISION		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		PAGE	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		15 OF 110	
II NOT TO REPRODUCE OR COPY IT		III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	
SHOTS		SHEET		15 OF 92	


### CPU Power On Configuration (POC) Straps

Intel recommends all option straps should be provided in layout



### CPU VCORE DECOUPLING


INTEL RECOMMENDATION 17X 22UF 0805



BULK CAPS ON CPU VREG PAGE 74

### VTT (CPU Uncore) DECOUPLING

8X 22UF 0805, 7X 10UF 0805 INTEL RECOMMENDATION 9X22UF 0805



BULK CAPS ON CPU VREG PAGE 72


MSI - MARKET SEGMENT IDENTIFICATION PREVENTS THE PLATFORM BOOTING USING A HIGHER POWERED CPU

BOM GROUP	IMAX @ 900mV	CPU Gain Setting	BOM OPTIONS	Equivalent Gain
CPUPOC_IMAX_DIS		000	CPUPOC3D, CPUPOC4D, CPUPOC5D	
CPUPOC_IMAX_0_40	40A	001	CPUPOC3D, CPUPOC4D, CPUPOC5U	45
CPUPOC_IMAX_40_60	60A	010	CPUPOC3D, CPUPOC4U, CPUPOC5D	30
CPUPOC_IMAX_60_80	80A	011	CPUPOC3D, CPUPOC4U, CPUPOC5U	22.5
CPUPOC_IMAX_80_100	100A	100	CPUPOC3U, CPUPOC4D, CPUPOC5D	18
CPUPOC_IMAX_100_120	120A	101	CPUPOC3U, CPUPOC4D, CPUPOC5U	15
CPUPOC_IMAX_120_140	140A	110	CPUPOC3U, CPUPOC4U, CPUPOC5D	12.857
CPUPOC_IMAX_140_180	180A	111	CPUPOC3U, CPUPOC4U, CPUPOC5U	10

NOTE: BOM Configurations should not call out CPUPOCnU/D BOMOPTIONS directly. Instead call out appropriate BOM GROUP defined in tables above.


### Memory (CPU VCCDDR) DECOUPLING

2x 22uF 0805, 5x 1uF 0402



### PLL (CPU VCCSFR) DECOUPLING

1x 22uF 0805, 1x 4.7uF 0603, 1x 2.2uF 0402, 2x 1uF 0402



SYNC MASTER=K75F MLB SYNC DATE=04/14/2010

**CPU NON-GFX DECOUPLING**

Apple Inc.

DRAWING NUMBER: 051-8600 SIZE: D

REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:


I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART


IV ALL RIGHTS RESERVED

PAGE: 16 OF 110 SHEET: 16 OF 92



SYNC MASTER=K75F MLB SYNC DATE=04/14/2010

PAGE TITLE <b>CPU/PCH GFX DECOUPLING</b>		DRAWING NUMBER 051-8600	SIZE D
Apple Inc.		REVISION A.0.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 17 OF 110	SHEET 17 OF 92



SYNCH MASTER=K75F MLB SYNC DATE=04/14/2010

**PCH SATA/PCIE/CLK/LPC/SPI**


Apple Inc.

DRAWING NUMBER: 051-8600 SIZE: D


REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE: 18 OF 110 SHEET: 18 OF 92




PAGE TITLE		DRAWING NUMBER		SIZE
PCH DMI/FDI/GRAPHICS		051-8600		D
Apple Inc.		REVISION		A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		19 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		19 OF 92
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				



SYNC MASTER=K75F MLB      SYNC DATE=04/14/2010


<b>PCH PCI / FLASHCACHE / USB</b>	
Apple Inc.	DRAWING NUMBER <b>051-8600</b>
REVISION <b>A.0.0</b>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
PAGE <b>20 OF 110</b>	SHEET <b>20 OF 92</b>





SYNC MASTER=K75F MLB SYNC DATE=04/14/2010

PCH MISC	
Apple Inc.	DRAWING NUMBER: 051-8600 SIZE: D
	REVISION: A.0.0
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	PAGE: 21 OF 110
II NOT TO REPRODUCE OR COPY IT	SHEET: 21 OF 92
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	




**PCH POWER**

Apple Inc.

DRAWING NUMBER: 051-8600  
 REVISION: A.0.0


NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE: 22 OF 110  
 SHEET: 22 OF 92



SYNC MASTER=K75F MLB SYNC DATE=04/14/2010

PCH GROUNDS		DRAWING NUMBER	051-8600	SIZE	D
		REVISION	A.0.0	BRANCH	
		NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	23 OF 110



SYNC MASTER=K75F MLB SYNC DATE=04/14/2010

**PCH DECOUPLING**

Apple Inc.


DRAWING NUMBER: 051-8600 SIZE: D

REVISION: A.0.0


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 24 OF 110 SHEET: 24 OF 92

### PROCESSOR XDP




### PCH XDP



SYNC MASTER=K75F MLB SYNC DATE=04/14/2010

EXTENDED DEBUG PORT (XDP)	
Apple Inc.	DRAWING NUMBER: 051-8600
REVISION: A.0.0	SIZE: D
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	
PAGE: 25 OF 110	SHEET: 25 OF 92




SYNC MASTER=K75F MLB SYNC DATE=04/14/2010


PAGE TITLE <b>CLOCK (CK505)</b>		
Apple Inc.	DRAWING NUMBER	051-8600
	REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		
BRANCH	PAGE	26 OF 110
SHEET	26 OF 92	




### RTC Power Sources



### PCH RTC Crystal




### PCH 25MHz Crystal




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S0004	1	RES, 0, 5k, 0402	C2816	



### Reset Button



### Platform Reset Connections Unbuffered




### Buffered



SYNC MASTER=K75F MLB SYNC DATE=04/14/2010

<b>CHIPSET SUPPORT</b>	
Apple Inc.	DRAWING NUMBER 051-8600
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION A.0.0
	PAGE 28 OF 110
	SHEET 27 OF 92




SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
<b>DDR3 VREF MARGINING</b>			
Apple Inc.		DRAWING NUMBER	051-8600
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	A.0.0
		PAGE	29 OF 110
		SHEET	28 OF 92


DIMM A (FURTHER FROM CPU)

CAPS TO COUPLE CPU 1V5\_MEM


DIMM B (CLOSER TO CPU)




EXTRA DECOUPLING CAPS FOR CPU MEM RAIL




DECOUPLING CAPS FOR DIMM ON CHANNEL A - AT CONNECTOR



DECOUPLING CAPS FOR DIMM ON CHANNEL B - AT CONNECTOR



SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
<b>MEMORY CAPS</b>			
Apple Inc.		DRAWING NUMBER	051-8600
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	30 OF 110
II NOT TO REPRODUCE OR COPY IT		SHEET	29 OF 92
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			



**Page Notes**

Power aliases required by this page:

- PPIV5\_S0\_MEM\_A
- PPIV5\_S3\_MEM\_A
- PPOV75\_S0\_MEM\_VTT\_A
- PPSPD\_S0\_MEM\_A (2.5 - 3.3V)


Signal aliases required by this page:

- \*I2C\_SODIMMA\_SCL - ALL DQ, DQS, DM SIGNALS;
- \*I2C\_SODIMMA\_SDA TO FACILITATE BITSTREAMS WITH ALIASES

ROM options provided by this page:

(NONE)

SYNC MASTER=MASTER		SYNC DATE=N/A	
<b>DDR3 SO-DIMMs 0 &amp; 2</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8600	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
I I NOT TO REPRODUCE OR COPY IT			
I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
I I ALL RIGHTS RESERVED			
PAGE		31 OF 110	
SHEET		30 OF 92	



**Page Notes**

Power aliases required by this page:

- PPIV5\_S0\_MEM\_B
- PPIV5\_S3\_MEM\_B
- PPOV75\_S0\_MEM\_VTT\_B
- PPSPD\_S0\_MEM\_B (2.5 - 3.3V)

Signal aliases required by this page:

- \*I2C\_SODIMM\_SCL - ALL DQ, DQS, DM SIGNALS;
- \*I2C\_SODIMM\_SDA TO FACILITATE BITSTREAMS WITH ALIASES

ROM options provided by this page:

(NONE)

SYNC MASTER=MASTER SYNC DATE=N/A

Apple Inc.

051-8600

A.0.0

32 OF 110

31 OF 92


NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 I NOT TO REPRODUCE OR COPY IT  
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 I ALL RIGHTS RESERVED



# DDR3 RESET Support

LFD CANNOT CONTROL THIS SIGNAL DIRECTLY SINCE IT MUST BE HIGH IN SLEEP AND CPU MEM RAILS ARE NOT POWERED IN SLEEP.

8	7	6	5	4	3	2	1
CPU CHANNEL A DQS 0 -> DIMM A DQS 7							
MEM A DQS N<0>	MAKE_BASE=TRUE	=MEM A DQS N<7>					
MEM A DQS P<0>	MAKE_BASE=TRUE	=MEM A DQS P<7>					
MEM A DM<0>	MAKE_BASE=TRUE	=MEM A DM<7>					
MEM A DQ<7>	MAKE_BASE=TRUE	=MEM A DQ<57>					
MEM A DQ<6>	MAKE_BASE=TRUE	=MEM A DQ<56>					
MEM A DQ<5>	MAKE_BASE=TRUE	=MEM A DQ<55>					
MEM A DQ<4>	MAKE_BASE=TRUE	=MEM A DQ<54>					
MEM A DQ<3>	MAKE_BASE=TRUE	=MEM A DQ<60>					
MEM A DQ<2>	MAKE_BASE=TRUE	=MEM A DQ<61>					
MEM A DQ<1>	MAKE_BASE=TRUE	=MEM A DQ<62>					
MEM A DQ<0>	MAKE_BASE=TRUE	=MEM A DQ<63>					
CPU CHANNEL A DQS 1 -> DIMM A DQS 6							
MEM A DQS N<1>	MAKE_BASE=TRUE	=MEM A DQS N<6>					
MEM A DQS P<1>	MAKE_BASE=TRUE	=MEM A DQS P<6>					
MEM A DM<1>	MAKE_BASE=TRUE	=MEM A DM<6>					
MEM A DQ<15>	MAKE_BASE=TRUE	=MEM A DQ<49>					
MEM A DQ<14>	MAKE_BASE=TRUE	=MEM A DQ<52>					
MEM A DQ<13>	MAKE_BASE=TRUE	=MEM A DQ<51>					
MEM A DQ<12>	MAKE_BASE=TRUE	=MEM A DQ<50>					
MEM A DQ<11>	MAKE_BASE=TRUE	=MEM A DQ<48>					
MEM A DQ<10>	MAKE_BASE=TRUE	=MEM A DQ<53>					
MEM A DQ<9>	MAKE_BASE=TRUE	=MEM A DQ<55>					
MEM A DQ<8>	MAKE_BASE=TRUE	=MEM A DQ<54>					
CPU CHANNEL A DQS 2 -> DIMM A DQS 5							
MEM A DQS N<2>	MAKE_BASE=TRUE	=MEM A DQS N<5>					
MEM A DQS P<2>	MAKE_BASE=TRUE	=MEM A DQS P<5>					
MEM A DM<2>	MAKE_BASE=TRUE	=MEM A DM<5>					
MEM A DQ<23>	MAKE_BASE=TRUE	=MEM A DQ<40>					
MEM A DQ<22>	MAKE_BASE=TRUE	=MEM A DQ<45>					
MEM A DQ<21>	MAKE_BASE=TRUE	=MEM A DQ<46>					
MEM A DQ<20>	MAKE_BASE=TRUE	=MEM A DQ<47>					
MEM A DQ<19>	MAKE_BASE=TRUE	=MEM A DQ<41>					
MEM A DQ<18>	MAKE_BASE=TRUE	=MEM A DQ<44>					
MEM A DQ<17>	MAKE_BASE=TRUE	=MEM A DQ<43>					
MEM A DQ<16>	MAKE_BASE=TRUE	=MEM A DQ<42>					
CPU CHANNEL A DQS 3 -> DIMM A DQS 4							
MEM A DQS N<3>	MAKE_BASE=TRUE	=MEM A DQS N<4>					
MEM A DQS P<3>	MAKE_BASE=TRUE	=MEM A DQS P<4>					
MEM A DM<3>	MAKE_BASE=TRUE	=MEM A DM<4>					
MEM A DQ<31>	MAKE_BASE=TRUE	=MEM A DQ<37>					
MEM A DQ<30>	MAKE_BASE=TRUE	=MEM A DQ<33>					
MEM A DQ<29>	MAKE_BASE=TRUE	=MEM A DQ<35>					
MEM A DQ<28>	MAKE_BASE=TRUE	=MEM A DQ<34>					
MEM A DQ<27>	MAKE_BASE=TRUE	=MEM A DQ<36>					
MEM A DQ<26>	MAKE_BASE=TRUE	=MEM A DQ<32>					
MEM A DQ<25>	MAKE_BASE=TRUE	=MEM A DQ<38>					
MEM A DQ<24>	MAKE_BASE=TRUE	=MEM A DQ<39>					
CPU CHANNEL A DQS 4 -> DIMM A DQS 3							
MEM A DQS N<4>	MAKE_BASE=TRUE	=MEM A DQS N<3>					
MEM A DQS P<4>	MAKE_BASE=TRUE	=MEM A DQS P<3>					
MEM A DM<4>	MAKE_BASE=TRUE	=MEM A DM<3>					
MEM A DQ<39>	MAKE_BASE=TRUE	=MEM A DQ<28>					
MEM A DQ<38>	MAKE_BASE=TRUE	=MEM A DQ<29>					
MEM A DQ<37>	MAKE_BASE=TRUE	=MEM A DQ<27>					
MEM A DQ<36>	MAKE_BASE=TRUE	=MEM A DQ<31>					
MEM A DQ<35>	MAKE_BASE=TRUE	=MEM A DQ<25>					
MEM A DQ<34>	MAKE_BASE=TRUE	=MEM A DQ<24>					
MEM A DQ<33>	MAKE_BASE=TRUE	=MEM A DQ<26>					
MEM A DQ<32>	MAKE_BASE=TRUE	=MEM A DQ<30>					
CPU CHANNEL A DQS 5 -> DIMM A DQS 2							
MEM A DQS N<5>	MAKE_BASE=TRUE	=MEM A DQS N<2>					
MEM A DQS P<5>	MAKE_BASE=TRUE	=MEM A DQS P<2>					
MEM A DM<5>	MAKE_BASE=TRUE	=MEM A DM<2>					
MEM A DQ<47>	MAKE_BASE=TRUE	=MEM A DQ<17>					
MEM A DQ<46>	MAKE_BASE=TRUE	=MEM A DQ<16>					
MEM A DQ<45>	MAKE_BASE=TRUE	=MEM A DQ<22>					
MEM A DQ<44>	MAKE_BASE=TRUE	=MEM A DQ<23>					
MEM A DQ<43>	MAKE_BASE=TRUE	=MEM A DQ<21>					
MEM A DQ<42>	MAKE_BASE=TRUE	=MEM A DQ<20>					
MEM A DQ<41>	MAKE_BASE=TRUE	=MEM A DQ<18>					
MEM A DQ<40>	MAKE_BASE=TRUE	=MEM A DQ<19>					
CPU CHANNEL A DQS 6 -> DIMM A DQS 1							
MEM A DQS N<6>	MAKE_BASE=TRUE	=MEM A DQS N<1>					
MEM A DQS P<6>	MAKE_BASE=TRUE	=MEM A DQS P<1>					
MEM A DM<6>	MAKE_BASE=TRUE	=MEM A DM<1>					
MEM A DQ<55>	MAKE_BASE=TRUE	=MEM A DQ<12>					
MEM A DQ<54>	MAKE_BASE=TRUE	=MEM A DQ<13>					
MEM A DQ<53>	MAKE_BASE=TRUE	=MEM A DQ<10>					
MEM A DQ<52>	MAKE_BASE=TRUE	=MEM A DQ<15>					
MEM A DQ<51>	MAKE_BASE=TRUE	=MEM A DQ<8>					
MEM A DQ<50>	MAKE_BASE=TRUE	=MEM A DQ<9>					
MEM A DQ<49>	MAKE_BASE=TRUE	=MEM A DQ<11>					
MEM A DQ<48>	MAKE_BASE=TRUE	=MEM A DQ<14>					
CPU CHANNEL A DQS 7 -> DIMM A DQS 0							
MEM A DQS N<7>	MAKE_BASE=TRUE	=MEM A DQS N<0>					
MEM A DQS P<7>	MAKE_BASE=TRUE	=MEM A DQS P<0>					
MEM A DM<7>	MAKE_BASE=TRUE	=MEM A DM<0>					
MEM A DQ<63>	MAKE_BASE=TRUE	=MEM A DQ<5>					
MEM A DQ<62>	MAKE_BASE=TRUE	=MEM A DQ<4>					
MEM A DQ<61>	MAKE_BASE=TRUE	=MEM A DQ<3>					
MEM A DQ<60>	MAKE_BASE=TRUE	=MEM A DQ<2>					
MEM A DQ<59>	MAKE_BASE=TRUE	=MEM A DQ<1>					
MEM A DQ<58>	MAKE_BASE=TRUE	=MEM A DQ<0>					
MEM A DQ<57>	MAKE_BASE=TRUE	=MEM A DQ<7>					
MEM A DQ<56>	MAKE_BASE=TRUE	=MEM A DQ<6>					




MEMORY CLOCK ALIASING			
MEM A CLK P<0>	MAKE_BASE=TRUE	=MEM A CLK P<0>	
MEM A CLK N<0>	MAKE_BASE=TRUE	=MEM A CLK N<0>	
MEM A CLK P<1>	MAKE_BASE=TRUE	=MEM A CLK P<1>	
MEM A CLK N<1>	MAKE_BASE=TRUE	=MEM A CLK N<1>	
MEM A CLK P<2>	MAKE_BASE=TRUE	=MEM A CLK P<2>	
MEM A CLK N<2>	MAKE_BASE=TRUE	=MEM A CLK N<2>	
MEM A CLK P<3>	MAKE_BASE=TRUE	=MEM A CLK P<3>	
MEM A CLK N<3>	MAKE_BASE=TRUE	=MEM A CLK N<3>	
MEM B CLK P<0>	MAKE_BASE=TRUE	=MEM B CLK P<0>	
MEM B CLK N<0>	MAKE_BASE=TRUE	=MEM B CLK N<0>	
MEM B CLK P<1>	MAKE_BASE=TRUE	=MEM B CLK P<1>	
MEM B CLK N<1>	MAKE_BASE=TRUE	=MEM B CLK N<1>	
MEM B CLK P<2>	MAKE_BASE=TRUE	=MEM B CLK P<2>	
MEM B CLK N<2>	MAKE_BASE=TRUE	=MEM B CLK N<2>	
MEM B CLK P<3>	MAKE_BASE=TRUE	=MEM B CLK P<3>	
MEM B CLK N<3>	MAKE_BASE=TRUE	=MEM B CLK N<3>	

SYNC MASTER=K75F MLB SYNC DATE=04/14/2010

DDR3 SUPPORT AND BITSWAPS		DRAWING NUMBER	051-8600	SIZE	D
Apple Inc.		REVISION	A.0.0		
NOTICE OF PROPRIETARY PROPERTY:					
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:					
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE					
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					
		PAGE	33 OF 110		SHEET
				32 OF 92	




www.laptop-schematics.com




### AP POWER ENABLE CIRCUIT

AP\_PWR\_ON = S0 || (S3 && AP\_EN)



SYNC MASTER=K75F_MLB		SYNC DATE=04/14/2010	
PCI-E Wireless Connector			
Apple Inc.		DRAWING NUMBER	051-8600
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	34 OF 110
		SHEET	33 OF 92

# USB HUB-1



SEL1	SEL0	DESCRIPTION
DEFAULT K23F ==> 0	0	Internal Default with Self powered Operation
0	1	SMBUS Slave Config
1	0	Internal Default with Bus powered Operation
1	1	EEPROM Supported

NON_REM1	NON_REMO	DESCRIPTION
0	0	All ports are Non removable
0	1	Port1 is non removable
DEFAULT K23F ==> 1	0	Port 1 and 2 are non removable
1	1	Port1,2 and 3 are non Removable

## BOM TABLE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0721	2	SMSC UX2061-AEZG	U3500,U3600	CRITICAL	

SYNC MASTER=K75F MLB SYNC DATE=04/14/2010

**USB HUB 1**

Apple Inc.


DRAWING NUMBER: 051-8600 SIZE: D

REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE: 35 OF 110  
 SHEET: 34 OF 92


# USB HUB-2



SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
<b>USB HUB 2</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8600	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		36 OF 110	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		35 OF 92	

Page Notes

Power aliases required by this page:  
 - PP3V3\_ENET (CAESAR II)  
 - =PP1V2\_ENET




Flash Strapping Support  
 Atmel SO, CS, SCLK logic high; SI logic low  
 ST Micro CS logic high; SCLK, SI, SO logic low

Note: CAESAR II has internal pullups on SPI pins  
 Pullup provisions will be removed in Proto 2  
 SI PIN OF CAESAR II SHOULD BE CONNECTED TO SO OF AT45DB011D, AND VICE VERSA


SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
PAGE TITLE			
ETHERNET (CAESAR II)			
Apple Inc.		DRAWING NUMBER	051-8600
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		37 OF 110	
SHEET		36 OF 92	

### CAESAR II DECOUPLING




### ENET POWER ENABLE CIRCUIT


ENET\_PWR\_ON = "S0" || (S3 power && WOL\_EN)




### CAESAR II 1V2 RAIL SUPPLY



### CAESAR II LED SUPPORT




SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
<b>CAESAR II SUPPORT</b>			
		DRAWING NUMBER	051-8600
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	38 OF 110
		SHEET	37 OF 92



SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
<b>ETHERNET CONNECTOR</b>			
Apple Inc.		DRAWING NUMBER	051-8600
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	39 OF 110
		SHEET	38 OF 92





6 =PP3V3\_FWRSO\_FWKIO  
41 40 39 6 =PP3V3\_FW\_FWPHY

=PP1V5\_FWRSO\_FWKIO

**Power Aliases:**  
FW\_FWPHY nets are PHY power, and for multi-port systems must come from bus power.  
FWRSO\_FWKIO nets are OHCI/PCIE power, and can be S0.  
For single-port systems, all FW power should be tied together and powered by S0 or by the 5K pull-down device detect circuit.

PLACEMENT\_NOTE=Place C4140 close to U1408  
PLACEMENT\_NOTE=Place C4141 next to C4140

PLACEMENT\_NOTE=Place C4145 close to UA200  
PLACEMENT\_NOTE=Place C4146 next to C4145

Single-port:  
PC[0:2] = '000'  
Multiple-ports:  
PC[0:2] = '100'  
Alias =FWPHY\_PCO as appropriate


DS2 hard-strapped to 1, page assumes no more than 2 FW800 connectors  
Strap DSx high on unused ports.

**1394B OHCI & PHY**

Unused Ports:  
TP/NC TPBIASx  
TP/NC TPAX\_P/TPAX\_N  
Ground TPBX\_P/TPBX\_N

SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
PAGE TITLE <b>FireWire LLC/PHY (XIO2213B)</b>			
Apple Inc.		DRAWING NUMBER 051-8600	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION A.0.0	PAGE 41 OF 110
		BRANCH	SHEET 39 OF 92


1394 PHY 1.95V SUPPLY



FireWire Aliases For Connectivity




1394 PHY STRAPPING OPTIONS




THERE ARE THREE FIREWIRE PORTS, BUT ONLY ONE IS USED. NO STUFF MEANS THAT IT IS IN BILINGUAL MODE PULL-UPS ASSERT/ENABLE DATA STROBE ONLY MODE.

iMacs are now one port only and have Power Code "000"


Termination  
Place close to FireWire PHY




2ND & 3RD TPA/TPB PAIR UNUSED





SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
PAGE TITLE <b>FW: 1394B MISC</b>			
Apple Inc.	DRAWING NUMBER	051-8600	SIZE D
	REVISION	A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	42 OF 110
		SHEET	40 OF 92




SYNC MASTER=K75F_MLB		SYNC DATE=04/14/2010	
<b>FIREWIRE CONNECTOR</b>			
Apple Inc.		DRAWING NUMBER	051-8600
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	43 OF 110
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	41 OF 92
IV ALL RIGHTS RESERVED			




SATA Activity LED




SATA PORT A2 FOR SSD



ODD PWR CONTROL




PAGE TITLE		SYNC MASTER=K75F_MLB		SYNC DATE=04/14/2010	
SATA Connectors			DRAWING NUMBER	051-8600	SIZE
Apple Inc.			REVISION	A.0.0	D
NOTICE OF PROPRIETARY PROPERTY:			BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			PAGE		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			45 OF 110		
II NOT TO REPRODUCE OR COPY IT			SHEET		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			42 OF 92		
IV ALL RIGHTS RESERVED					




SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
<b>EXTERNAL USB CONNECTORS</b>			
Apple Inc.		DRAWING NUMBER	051-8600
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	46 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	43 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


### BLURAY DECRYPTOR CONN & FLTR




### CAMERA CONNECTOR & FILTER




### IR RECEIVER CONNECTOR




### K37L (BLUETOOTH) CONNECTOR



### SD Card Reader Board Connector





### WM CONNECTOR





SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
Internal USB Connections			
Apple Inc.		DRAWING NUMBER	051-8600
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	47 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	44 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



NOTE: Unused pins have "SMC\_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.



SMC\_PB3:  
SMC\_IG\_THROTTLE\_L for MG systems.  
Otherwise, TP/NC okay (was ISENSE\_CAL\_EN)



SYNC\_MASTER=K75F\_MLB SYNC\_DATE=04/14/2010

SMC

Apple Inc.

DRAWING NUMBER: 051-8600


REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED


PAGE: 49 OF 110

SHEET: 45 OF 92


SMC Reset Button / Brownout Detect




PORT 7 ANALOG SENSORS






PORT D ANALOG SENSORS (INTERNAL PULLUPS)




UNUSED TP/NC ALIASES




MISC. SIGNAL ALIASES




SMC PROCHOT 3.3V LEVEL SHIFTING




SMC & MXM THERMTRIP LEVEL SHIFTING




SMC Crystal Circuit



POWER BUTTON




SMC AVREF Supply



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
35381381	35381912		ALL	Interall ISL6002-33

PM\_EXTTS\_L / MEM\_EVENT LEVEL SHIFTING



SYNC MASTER=K75F MLB SYNC DATE=04/14/2010

**SMC Support**

Apple Inc.


DRAWING NUMBER: 051-8600 SIZE: D

REVISION: A.0.0


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 50 OF 110 SHEET: 46 OF 92


### LPC+SPI Connector



### Alternate SPI ROM Support



### SPI Bus Series Resistance Option



SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
PAGE TITLE <b>LPC+SPI Debug Connector</b>			
DRAWING NUMBER 051-8600		SIZE D	
REVISION A.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 51 OF 110		SHEET 47 OF 92	

### PCH "SMBUS" CONNECTIONS

### PCH "SML 0" CONNECTIONS


### SMC "A" SMBus Connections

NOTE: SMC RMT BUS REMAINS POWERED AND MAY BE ACTIVE IN S3 STATE

=PP3V3\_S3\_SMBUS

=PP3V3\_S0\_SMBUS


=PP3V3\_S3\_SMBUS\_SMC\_A\_S3



### POTENTIAL SMC SLAVE SMBUS CONNECTIONS

=PP3V3\_S0\_SMBUS\_SMC\_BSA

THIS CONNECTION IS BROKEN THROUGH NOSTUFF RESISTORS ON PAGE 90




### SMC "B" SMBus Connections

=PP3V3\_S0\_SMBUS\_SMC\_B\_S0


### SMC "MANAGEMENT" SMBUS CONNECTIONS

=PP3V3\_S0\_SMBUS\_SMC\_MGMT




### SMC "0" SMBus Connections

=PP3V3\_S0\_SMBUS\_SMC\_0\_S0



### PCH "SML 1" CONNECTIONS

=PP3V3\_S0\_SMBUS



D

D

C

C






B

B


A

A

PAGE TITLE		SYNC DATE=04/14/2010	
<b>SMBus Connections</b>			
Apple Inc.	DRAWING NUMBER	051-8600	SIZE
	REVISION	A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		52 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		48 OF 92	
IV ALL RIGHTS RESERVED			




SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
<b>CPU POWER SENSE</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8600	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		53 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		49 OF 92	
IV ALL RIGHTS RESERVED			



SYNC MASTER=K75F_MLB		SYNC DATE=04/14/2010	
PAGE TITLE <b>GRAPHICS / DIMM POWER SENSE</b>			
		DRAWING NUMBER 051-8600	SIZE D
		REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	54 OF 110
		SHEET	50 OF 92




## REMOTE THERMAL SENSORS HEATSINKS, AMBIENT, PANEL AND ODD




PLACE HSK SENSOR CONN. TOP SIDE NEAR MXM OR CPU


## REMOTE THERMAL SENSORS (HEATSINKS AND ODD)



## CPU T-DIODE THERMAL SENSOR




## HDD OUT OF BAND TEMPERATURE SENSING LEVEL SHIFTING



Drive active = valid signal protocol  
 Drive asleep = HDD drives HD OOB TEMP low  
 Drive disconnected = pulled high  
 Cannot pull low because some drives use this bit to determine 1.5 Gbps vs. 3.0 Gbps SATA  
 Must pull high to 2.5V for compatibility with all drives

PAGE TITLE		SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
Thermal Sensors			DRAWING NUMBER	051-8600	SIZE
Apple Inc.			REVISION	A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			PAGE	55 OF 110	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			SHEET	51 OF 92	
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					




NOTE: ADDED TO PROTECT SMC


PLACEMENT\_NOTE=PLACE R5620 CLOSE TO J5600 Pin3

PLACEMENT\_NOTE=PLACE R5630 CLOSE TO J5601 Pin3

SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
HD AND OD FAN			
Apple Inc.		DRAWING NUMBER	051-8600
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	56 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	52 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
<b>CPU FAN</b>			
Apple Inc.		DRAWING NUMBER	051-8600
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	57 OF 110
		SHEET	53 OF 92



PAGE TITLE		DRAWING NUMBER		SIZE
SPI ROM		051-8600		D
Apple Inc.		REVISION		A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		61 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		54 OF 92
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				



AUDIO CODEC  
APPLE P/N 353S2592



K22 = NC  
K23 LOW = S/PDIF IN, HIGH = DP SPDIF


DIFF FSINPUT= 2.45VRMS  
SE FSINPUT= 1.22VRMS  
DAC1 FSOUTPUT= 1.34VRMS  
DAC2/3 FSOUTPUTDIFF= 2.67VRMS  
DAC2/3 FSOUTPUTSE= 1.34VRMS

APPLE P/N 353S2456  
4.5V POWER SUPPLY FOR CODEC



PAGE TITLE		SYNC DATE=04/14/2010	
AUDIO: CODEC/REGULATOR			
Apple Inc.		DRAWING NUMBER	051-8600
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	62 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	55 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

1ST ORDER DAC FILTER PLACEHOLDER




SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
PAGE TITLE <b>AUDIO: FILTER/BUFFER</b>			
DRAWING NUMBER 051-8600		SIZE D	
REVISION A.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 63 OF 110		SHEET 56 OF 92	



# TWEETER SPEAKER AMPLIFIER

## MAX9736B APN:353S2042

GAIN = -4.8(20K/17.4K)      TURN ON TIME: 110MS  
 CODEC OUT = 1.335VRMS      TURN ON DELAY: 150MS  
 AMP VOUT = 7.355VRMS      RIN = 17.4 OHMS  
    FC = 19.5 HZ  
 POUT = 6.76 W INTO 8 OHMS @ 1% THD+N



SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
<b>AUDIO: Tweeter Amp 1</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8600	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		64 OF 110	
IV ALL RIGHTS RESERVED		SHEET	
		57 OF 92	

# WOOFER SPEAKER AMPLIFIER


## MAX9736B APN: 353S2042

GAIN = -4.8(20K/17.4K)      TURN ON TIME: 110MS  
 CODEC OUT = 1.335VRMS      TURN ON DELAY: 150MS  
 AMP VOUT = 7.355VRMS      RIN = 17.4 OHMS  
 POUT = 6.76 W INTO 8 OHMS @ 1% THD+N      FC = 19.5 HZ

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com



SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
<b>AUDIO: Woofer Amp</b>			
Apple Inc.		DRAWING NUMBER	051-8600
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	A.0.0
		PAGE	65 OF 110
		SHEET	58 OF 92

8

7

6

5

4



3

2


1

INTERNAL MIC CON  
APPLE P/N 518S0677

SPEAKER CABLE CONNECTORS  
APPLE P/N 518S0748  
APPLE P/N 518S0656



REMOTE I/O CONNECTOR  
APPLE P/N 518S0723



www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

SYNC MASTER=K75F MLB SYNC DATE=04/14/2010

Audio: MLB to I/O Conn.

Apple Inc.

DRAWING NUMBER: 051-8600  
REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

PAGE: 66 OF 110  
SHEET: 59 OF 92

8

7

6

5


4

3


2

1


### Internal Microphone Impedance Matching




### Place Across Ground Split



### Audio Ground Returns




### IPHS HS Detect Debounce CKT




### Digital Out

### Headphone Out

### LI Insert Detect



### DP Audio Enable





SYNC MASTER=K75F_MLB		SYNC DATE=04/14/2010	
AUDIO: Detects/Grounding			
Apple Inc.		DRAWING NUMBER	051-8600
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	67 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	60 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

FUNCTION	PIN	CONVERTER	VOLUME	ENABLE/ CNTRL TYPE	DETECT/ INTERRUPT
PRIMARY	0X0B	0X04	0X04	GPIO 3	N/A
SECONDARY	0X0A	0X03	0X03	GPIO 3	N/A
HEADPHONES	0X09	0X02	0X02	N/A	0X09 (A)
LINE INPUT	0X0C	0X05	0X05	N/A	LINE IN
BUILT-IN MICROPHONE	0X0D (13,B,RIGHT)	0X06	0X06	MICBIAS 80%	N/A
HEADSET MICROPHONE	0X0D (13,V22,B,LEFT)	0X06	0X06	MIKEY	MIKEY
SPDIF OUT	0X10	0X08	N/A	N/A	0X0C (B)
SPDIF IN	0X0F	0X07	N/A	N/A	N/A
MIKEY	N/A	N/A	N/A	MCP GPIO_38	MCP GPIO_5

www.laptop-schematics.com

### MIKEY RECEIVER CKT

WRITE: 0X72 READ: 0X73 APN 353S2256




FLP = 8.82 KHZ  
FHP = 80 HZ


PAGE TITLE		SYNC DATE=04/14/2010	
<b>AUDIO: Mikey</b>			
Apple Inc.		DRAWING NUMBER	051-8600
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	68 OF 110
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	61 OF 92
IV ALL RIGHTS RESERVED			

State	Manageability	SMC_PM_G2_ENABLE	PM_S4_STATE_L	PM_SLP_S3_L	PM_SLP_S4_L	PM_SLP_M_L
Run (S0/M0)	N/A	1	1	1	1	1
Sleep (S3/M1)	On	1	1	0	1	1
Soft-Off (S5/M1)	On	1	0	0	1	1
Sleep (S3/M-Off)	Off	1	1	0	1	0
Soft-Off (S5/M-Off)	Off	1	0	0	0	0
Battery Off (G3Hot)	N/A	0	0	0	0	0

### SLP\_S4 ENABLES




### SLP\_S3 ENABLES



SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
<b>POWER SEQUENCING ENABLES</b>			
Apple Inc.		DRAWING NUMBER	051-8600
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	69 OF 110
		SHEET	62 OF 92




PGOOD COMPARATORS FOR PP1V8\_S0 AND PP12V\_S0




ME PGOOD SEQUENCE


DELAY REQUIREMENTS  
8.3 MS ON RISE / 2.8MS ON FALL  
COMPONENT VALUES FROM CRB  
NEED TO VERIFY TIMINGS



DISABLE CPUVTT\_REG\_PGOOD WHEN SLP\_S3\_L = 0 (PER PIKETON PDG)




S0 RAILS PGOOD



PAGE TITLE		SYNC DATE=04/14/2010	
<b>POWER SEQUENCING PGOOD</b>			
Apple Inc.		DRAWING NUMBER	051-8600
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	A.0.0
		PAGE	70 OF 110
		SHEET	63 OF 92

CPU CORE REG 1.1V/110A O/P= PPVCORE\_S0\_CPU\_REG

CPU VCORE  
 VOUT = VCORE  
 PEAK = 110A  
 AVG = 90A




=PP12V\_S0\_VRD

CRITICAL  
 L7100  
 0.36UH ±45% 0.76MOHM  
 MSQ1211R36LP-TH  
 152-0104


PP12V\_S0\_CPU\_FLTRD

CPU CORE INPUT Filtering


SYNC MASTER=K75F_MLB		SYNC DATE=04/14/2010	
VREG: PPVCORE_S0_CPU			
Apple Inc.		DRAWING NUMBER	051-8600
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	71 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	64 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



OUTPUT BULK DECOUPLING: 128S0209



SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
PAGE TITLE <b>VREG: CPU CORE - PHASES 1-3</b>			
Apple Inc.		DRAWING NUMBER 051-8600	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION A.0.0	PAGE 72 OF 110
		BRANCH	SHEET 65 OF 92



SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
PAGE TITLE <b>VREG: CPU CORE - PHASE 4</b>			
Apple Inc.		DRAWING NUMBER 051-8600	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION A.0.0	BRANCH
		PAGE 73 OF 110	SHEET 66 OF 92



CPU VTT REG 1.1V/30A


O/P= PPVTT\_S0\_CPU\_REG

CPU VTT

VOUT = 1.1V OR 1.05V

PEAK = 35A

AVG = 30A



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
11380127	1	RES,68k,0603,5%	TH7401	

SYNC MASTER=K75F MLB SYNC DATE=04/14/2010

**CPU VTT REGULATOR**

Apple Inc.

DRAWING NUMBER: 051-8600 SIZE: D

REVISION: A.0.0

BRANCH:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

PAGE: 74 OF 110


SHEET: 67 OF 92

IV ALL RIGHTS RESERVED

www.laptop-schematics.com

IBEX PEAK CORE REG 1.05V OUTPUT = PP1V05\_S0\_REG

PP1V05\_S0\_REG  
 VOUT = 1.05V  
 PEAK = 7.5A  
 AVG = 3A




$$V_{out} = 0.75 * (1 + \frac{R7615}{R7616}) = 1.05$$

PAGE TITLE		
IBEX PEAK CORE		
Apple Inc.	DRAWING NUMBER	051-8600
	REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		76 OF 110
II NOT TO REPRODUCE OR COPY IT		SHEET
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		68 OF 92
IV ALL RIGHTS RESERVED		




# 3V3 S5 REGULATOR

# 5V S3 REGULATOR



SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
PAGE TITLE <b>5V_S3 / 3V3_S5 VREGS</b>			
Apple Inc.		DRAWING NUMBER 051-8600	SIZE D
		REVISION A.0.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 77 OF 110	SHEET 69 OF 92


# 1.5 V DDR SUPPLY



PPDDR\_S3\_REG  
 VOUT = 1.5V  
 PEAK = 11A  
 AVG = 6.7A

$$V_{out} = 0.75V * (1 + R_a / R_b)$$

# 1.8 V SUPPLY




$$V_o = 0.8 * (1 + R_a / R_b)$$

$$V_o = 0.8 * (1 + 59 / 47) = 1.804V$$

PAGE TITLE		SYNC DATE=04/14/2010	
1.5V / 1.8V VREGS		DRAWING NUMBER	SIZE
Apple Inc.		051-8600	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		A.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		78 OF 110	
IV ALL RIGHTS RESERVED		SHEET	
		70 OF 92	


### 3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC VRef generator




### 1.05V S5 SUPPLY

REMOVE for K60/K61



SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
1.05 S5 SUPPLY			
Apple Inc.		DRAWING NUMBER	051-8600
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	79 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	71 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



5V S0 FET (7A PK/2.7A AVG)

3.3V S0 FET (3.4APK / 1.9A AVG)

3.3V S3 FET (2.9A PK / 1.2A AVG)

1.5V S0 FET (6.2A PK / 3A AVG)

1V05 ME FETS (S0: 2.2A MAX SM: 387MA)

3.3VME FET (86MA MAX)

12V S3 FET (< 200MA)

NOTE:  
ALIAS =PP3V3\_ME\_PWRCTL TO  
PP3V3\_ME\_FET  
ON PAGE 6

R8063 ADD FOR PROTO1 TO KEEP Q8060 OFF  
REMOVE ALL OF THIS FOR PROTO2


PAGE TITLE		SYNC DATE=04/14/2010	
<b>S3+S0 FETS</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8600	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	80 OF 110
		SHEET	72 OF 92

# Page Notes

Power aliases required by this page:  
 - =PP3V3\_S0\_MXM  
 - =PP5V\_S0\_MXM  
 - =PPV\_S0\_MXM\_PWRSRC

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 - MXM



SYNC MASTER=K75F\_MLB SYNC DATE=04/14/2010

PAGE TITLE: MXM PCIe, DP & Power

Apple Inc.

DRAWING NUMBER: 051-8600 SIZE: D

REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

BRANCH: 84 OF 110

SHEET: 73 OF 92






Page Notes

Power aliases required by this page:  
- =PP3V3\_S0\_MXM


Signal aliases required by this page:  
- =SMB\_MXM\_THRM\_DATA - =PM\_MXM\_PGOOD\_PULLUP  
- =SMB\_MXM\_THRM\_CLK

BOM options provided by this page:

PULLUPS & PULLDOWNS AT MXM CONNECTOR



MXM SYSTEM INFORMATION ROM



PAGE TITLE		SYNC DATE=04/14/2010	
MXM I/O		DRAWING NUMBER	SIZE
Apple Inc.		051-8600	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		A.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	SHEET
II NOT TO REPRODUCE OR COPY IT		85 OF 110	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		74 OF 92	
IV ALL RIGHTS RESERVED			



# MXM TX CAPS

# MXM RX CAPS

84 73	PEG_R2D_C_P<0>	MXM C8600 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<15>	84 73
84 73	PEG_R2D_C_N<0>	MXM C8601 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<15>	84 73
84 73	PEG_R2D_C_N<1>	MXM C8602 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<14>	84 73
84 73	PEG_R2D_C_P<1>	MXM C8603 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<14>	84 73
84 73	PEG_R2D_C_N<2>	MXM C8604 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<13>	84 73
84 73	PEG_R2D_C_P<2>	MXM C8605 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<13>	84 73
84 73	PEG_R2D_C_P<3>	MXM C8606 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<12>	84 73
84 73	PEG_R2D_C_N<3>	MXM C8607 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<12>	84 73
84 73	PEG_R2D_C_N<4>	MXM C8608 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<11>	84 73
84 73	PEG_R2D_C_P<4>	MXM C8609 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<11>	84 73
84 73	PEG_R2D_C_N<5>	MXM C8610 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<10>	84 73
84 73	PEG_R2D_C_P<5>	MXM C8611 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<10>	84 73
84 73	PEG_R2D_C_P<6>	MXM C8612 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<9>	84 73
84 73	PEG_R2D_C_N<6>	MXM C8613 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<9>	84 73
84 73	PEG_R2D_C_N<7>	MXM C8614 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<8>	84 73
84 73	PEG_R2D_C_P<7>	MXM C8615 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<8>	84 73
84 73	PEG_R2D_C_P<8>	MXM C8616 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<7>	84 73
84 73	PEG_R2D_C_N<8>	MXM C8617 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<7>	84 73
84 73	PEG_R2D_C_P<9>	MXM C8618 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<6>	84 73
84 73	PEG_R2D_C_N<9>	MXM C8619 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<6>	84 73
84 73	PEG_R2D_C_N<10>	MXM C8620 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<5>	84 73
84 73	PEG_R2D_C_P<10>	MXM C8621 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<5>	84 73
84 73	PEG_R2D_C_N<11>	MXM C8622 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<4>	84 73
84 73	PEG_R2D_C_P<11>	MXM C8623 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<4>	84 73
84 73	PEG_R2D_C_P<12>	MXM C8624 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<3>	84 73
84 73	PEG_R2D_C_N<12>	MXM C8625 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<3>	84 73
84 73	PEG_R2D_C_N<13>	MXM C8626 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<2>	84 73
84 73	PEG_R2D_C_P<13>	MXM C8627 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<2>	84 73
84 73	PEG_R2D_C_P<14>	MXM C8628 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<1>	84 73
84 73	PEG_R2D_C_N<14>	MXM C8629 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<1>	84 73
84 73	PEG_R2D_C_N<15>	MXM C8630 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<0>	84 73
84 73	PEG_R2D_C_P<15>	MXM C8631 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<0>	84 73

84 73	MXM_PCIE_D2R_P<15>	MXM C8632 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<0>	84 73
84 73	MXM_PCIE_D2R_N<15>	MXM C8633 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<0>	84 73
84 73	MXM_PCIE_D2R_P<14>	MXM C8634 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<1>	84 73
84 73	MXM_PCIE_D2R_N<14>	MXM C8635 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<1>	84 73
84 73	MXM_PCIE_D2R_P<13>	MXM C8636 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<2>	84 73
84 73	MXM_PCIE_D2R_N<13>	MXM C8637 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<2>	84 73
84 73	MXM_PCIE_D2R_P<12>	MXM C8638 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<3>	84 73
84 73	MXM_PCIE_D2R_N<12>	MXM C8639 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<3>	84 73
84 73	MXM_PCIE_D2R_P<11>	MXM C8640 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<4>	84 73
84 73	MXM_PCIE_D2R_N<11>	MXM C8641 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<4>	84 73
84 73	MXM_PCIE_D2R_P<10>	MXM C8642 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<5>	84 73
84 73	MXM_PCIE_D2R_N<10>	MXM C8643 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<5>	84 73
84 73	MXM_PCIE_D2R_P<9>	MXM C8644 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<6>	84 73
84 73	MXM_PCIE_D2R_N<9>	MXM C8645 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<6>	84 73
84 73	MXM_PCIE_D2R_P<8>	MXM C8646 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<7>	84 73
84 73	MXM_PCIE_D2R_N<8>	MXM C8647 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<7>	84 73
84 73	MXM_PCIE_D2R_P<7>	MXM C8648 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<8>	84 73
84 73	MXM_PCIE_D2R_N<7>	MXM C8649 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<8>	84 73
84 73	MXM_PCIE_D2R_P<6>	MXM C8650 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<9>	84 73
84 73	MXM_PCIE_D2R_N<6>	MXM C8651 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<9>	84 73
84 73	MXM_PCIE_D2R_P<5>	MXM C8652 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<10>	84 73
84 73	MXM_PCIE_D2R_N<5>	MXM C8653 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<10>	84 73
84 73	MXM_PCIE_D2R_P<4>	MXM C8654 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<11>	84 73
84 73	MXM_PCIE_D2R_N<4>	MXM C8655 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<11>	84 73
84 73	MXM_PCIE_D2R_P<3>	MXM C8656 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<12>	84 73
84 73	MXM_PCIE_D2R_N<3>	MXM C8657 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<12>	84 73
84 73	MXM_PCIE_D2R_P<2>	MXM C8658 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<13>	84 73
84 73	MXM_PCIE_D2R_N<2>	MXM C8659 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<13>	84 73
84 73	MXM_PCIE_D2R_P<1>	MXM C8660 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<14>	84 73
84 73	MXM_PCIE_D2R_N<1>	MXM C8661 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<14>	84 73
84 73	MXM_PCIE_D2R_P<0>	MXM C8660 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<15>	84 73
84 73	MXM_PCIE_D2R_N<0>	MXM C8661 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<15>	84 73

SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
PAGE TITLE <b>MXM PCIE CAPS</b>			
DRAWING NUMBER 051-8600		SIZE D	
REVISION A.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 86 OF 110		SHEET 75 OF 92	

Page Notes

Power aliases required by this page:  
- =PP3V3\_S0\_DP

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)

Unused MXM Interfaces

87 74	MXM LVDS A CLK N	==	NC MXM LVDS A CLK N	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	MXM LVDS A CLK P	==	NC MXM LVDS A CLK P	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	MXM LVDS A DATA N<0>	==	NC MXM LVDS A DATA N<0>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	MXM LVDS A DATA P<0>	==	NC MXM LVDS A DATA P<0>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	MXM LVDS A DATA N<1>	==	NC MXM LVDS A DATA N<1>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	MXM LVDS A DATA P<1>	==	NC MXM LVDS A DATA P<1>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	MXM LVDS A DATA N<2>	==	NC MXM LVDS A DATA N<2>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	MXM LVDS A DATA P<2>	==	NC MXM LVDS A DATA P<2>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	MXM LVDS A DATA N<3>	==	NC MXM LVDS A DATA N<3>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	MXM LVDS A DATA P<3>	==	NC MXM LVDS A DATA P<3>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	MXM LVDS B CLK N	==	NC MXM LVDS B CLK N	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	MXM LVDS B CLK P	==	NC MXM LVDS B CLK P	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	MXM LVDS B DATA N<0>	==	NC MXM LVDS B DATA N<0>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	MXM LVDS B DATA P<0>	==	NC MXM LVDS B DATA P<0>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	MXM LVDS B DATA N<1>	==	NC MXM LVDS B DATA N<1>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	MXM LVDS B DATA P<1>	==	NC MXM LVDS B DATA P<1>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	MXM LVDS B DATA N<2>	==	NC MXM LVDS B DATA N<2>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	MXM LVDS B DATA P<2>	==	NC MXM LVDS B DATA P<2>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	MXM LVDS B DATA N<3>	==	NC MXM LVDS B DATA N<3>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	MXM LVDS B DATA P<3>	==	NC MXM LVDS B DATA P<3>	==	MAKE_BASE=TRUE NO_TEST=TRUE

Unused MXM DP Interfaces

87 73	MXM DP B ML P<0..3>	==	NC MXM DP B ML P<0..3>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 73	MXM DP B ML N<0..3>	==	NC MXM DP B ML N<0..3>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 73	MXM DP B AUX P	==	NC MXM DP B AUX P	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 73	MXM DP B AUX N	==	NC MXM DP B AUX N	==	MAKE_BASE=TRUE NO_TEST=TRUE
73	MXM DP B HPD	==	NC MXM DP B HPD	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 73	MXM DP D ML P<0..3>	==	NC MXM DP D ML P<0..3>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 73	MXM DP D ML N<0..3>	==	NC MXM DP D ML N<0..3>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 73	MXM DP D AUX P	==	NC MXM DP D AUX P	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 73	MXM DP D AUX N	==	NC MXM DP D AUX N	==	MAKE_BASE=TRUE NO_TEST=TRUE
73	MXM DP D HPD	==	NC MXM DP D HPD	==	MAKE_BASE=TRUE NO_TEST=TRUE

www.laptop-schematics.com

Display: Aliases

SYNC\_MASTER=K75F\_MLB SYNC\_DATE=04/14/2010


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-8600	3.0.0
SCALE	SHT	OF
NONE	76	92




Page Notes

Power aliases required by this page:  
 - =PP12V\_S0\_LCD  
 - =PP3V3\_S0\_VIDEO

Signal aliases required by this page:  
 (NONE)



BOM options provided by this page:  
 IG, MXM, MLB\_PNL\_PWR, LCD\_PNL\_PWR

INTERNAL DP INTERFACE



BACKLIGHT CONTROL SUPPORT

guarantee backlight is  
 only on when Panel has valid video  
 Options for GPU or MLB HW controlled backlight enable are included




buffers are multiple parts, other parts are on csa 95

SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
Display: Int DP Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8600	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		90 OF 110	
		SHEET	
		77 OF 92	


EQ & Re-Driver for DP source

Common mode bias for Tx EQ AUX interception



DisplayPort Mux 1  
Analog mux at External Connector

SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
Display: BiDiVi Mux1			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8600	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		91 OF 110	
		SHEET	
		78 OF 92	




### DisplayPort Equalizer & MUX 2

Note: INT\_PD = Internal Pulldown on this pin of >=100 kohms

### AC caps for EQ AUX interception


SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
<b>BIDIVI DP MUX2</b>			
Apple Inc.		DRAWING NUMBER	051-8600
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	92 OF 110
II NOT TO REPRODUCE OR COPY IT		SHEET	79 OF 92
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
Display: Ext DP Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8600	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	94 OF 110
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	80 OF 92
IV ALL RIGHTS RESERVED			




PANEL/BACKLIGHT CONTROL MUX




DisplayPort AUDIO MUX




BiDiVi MUX Enable




SMC Signals for BiDiVi



External AUX Channel and HPD Buffers & filters



AUX Bias Enable



SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
<b>Display: BiDiVi Support</b>			
Apple Inc.		DRAWING NUMBER	SIZE
Apple logo		051-8600	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		95 OF 110	
		SHEET	
		81 OF 92	

K60/K61 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS	BOARD AREAS	BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, BOTTOM	NO_TYPE, BGA_P1MM	MM	15.5.1

PHYSICAL CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=50_OHM_SE	=50_OHM_SE	100 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
35_OHM_SE	TOP, BOTTOM	Y	0.21 MM	0.085 MM	=STANDARD		
35_OHM_SE	*	Y	0.19 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
39_OHM_SE	TOP, BOTTOM	Y	0.175 MM	0.085 MM	=STANDARD		
39_OHM_SE	*	Y	0.16 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.135 MM	0.085 MM	=STANDARD		
45_OHM_SE	*	Y	0.12 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.1 MM	0.085 MM	15 MM		
50_OHM_SE	*	Y	0.1 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.085 MM	0.085 MM	=STANDARD		
55_OHM_SE	*	Y	0.076 MM	0.075 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
70_OHM_DIFF	ISL3, ISL6	Y	0.155 MM	0.085 MM	=STANDARD	0.135 MM	0.1 MM
70_OHM_DIFF	TOP, BOTTOM	Y	0.165 MM	0.085 MM	=STANDARD	0.130 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL6	Y	0.115 MM	0.085 MM	=STANDARD	0.2 MM	0.1 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.085 MM	=STANDARD	0.2 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL6	Y	0.099 MM	0.085 MM	12 MM	0.200 MM	0.1 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.110 MM	0.085 MM	=STANDARD	0.200 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL6	Y	0.081 MM	0.085 MM	=STANDARD	0.25 MM	0.1 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.091 MM	0.085 MM	=STANDARD	0.25 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	TOP, BOTTOM	Y	0.075 MM	0.085 MM	=STANDARD	0.320 MM	0.15 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.085 MM
POWER_WIDTH	*	Y	0.600 MM	0.200 MM	3.0 MM	=STANDARD	=STANDARD
POWER_CTL	*	Y	0.300 MM	0.200 MM	3.0 MM	=STANDARD	=STANDARD

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
POWER	BGA_P1MM	POWER_CTL
POWER	*	POWER_WIDTH
VR_CTL_PHY	BGA_P1MM	DEFAULT
VR_CTL_PHY	*	POWER_CTL

SPACING RULE SET

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?
5:1_SPACING	*	0.5 MM	?
6:1_SPACING	*	0.6 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?
GND_P2MM	*	0.2 MM	1000
PWR_P2MM	*	0.2 MM	1000
SWITCHNODE	*	0.8 MM	1000

CONSTRAINTS FOR BGA AREA

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	0.2 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA_P1MM	BGA_P1MM
MEM_CLK	*	BGA_P1MM	BGA_P2MM
CLK_PCIE	*	BGA_P1MM	BGA_P1MM
CLK_LPC	*	BGA_P1MM	BGA_P1MM
CLK_FCI	*	BGA_P1MM	BGA_P1MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	*	*	STANDARD

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
POWER	*	*	STANDARD


SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	*	0.150 MM	?
2X_DIELECTRIC	TOP, BOTTOM	0.160 MM	?
3X_DIELECTRIC	*	0.220 MM	?
3X_DIELECTRIC	TOP, BOTTOM	0.240 MM	?
4X_DIELECTRIC	*	0.300 MM	?
4X_DIELECTRIC	TOP, BOTTOM	0.320 MM	?
5X_DIELECTRIC	*	0.380 MM	?
5X_DIELECTRIC	TOP, BOTTOM	0.400 MM	?

K60/K61 RULE DEFINITIONS

SYNC\_MASTER=K75F\_MLB SYNC\_DATE=04/14/2010

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-8600	3.0.0
SCALE	SHT	OF
NONE	82	92

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
MEM_39S	*	=39_OHM_SE	=39_OHM_SE	=39_OHM_SE	=39_OHM_SE	=STANDARD	=STANDARD
MEM_35S	*	=35_OHM_SE	=35_OHM_SE	=35_OHM_SE	=35_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DQ_ODD2DQ_ODD	*	=3:1_SPACING	?
MEM_DQ_ODD2MEM	*	=3:1_SPACING	?
MEM_DQ_EVEN2DQ_EVEN	*	=3:1_SPACING	?
MEM_DQ_EVEN2MEM	*	=3:1_SPACING	?
MEM_DQ_EVEN2DQ_ODD	*	=5:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_2OTHER	*	=3:1_SPACING	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DQ_ODD	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM
MEM_CLK	MEM_DQ_EVEN	*	MEM_CLK2MEM
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DQ_ODD	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM
MEM_DQS	MEM_DQ_EVEN	*	MEM_DQS2MEM
MEM_DQ_ODD	MEM_CLK	*	MEM_DQ_ODD2MEM
MEM_DQ_ODD	MEM_CTRL	*	MEM_DQ_ODD2MEM
MEM_DQ_ODD	MEM_CMD	*	MEM_DQ_ODD2MEM
MEM_DQ_ODD	MEM_DQ_ODD	*	MEM_DQ_ODD2DQ_ODD
MEM_DQ_ODD	MEM_DQS	*	MEM_DQ_ODD2MEM
MEM_DQ_ODD	MEM_DQ_EVEN	*	MEM_DQ_ODD2DQ_ODD
MEM_DQ_EVEN	MEM_CLK	*	MEM_DQ_EVEN2MEM
MEM_DQ_EVEN	MEM_CTRL	*	MEM_DQ_EVEN2MEM
MEM_DQ_EVEN	MEM_CMD	*	MEM_DQ_EVEN2MEM
MEM_DQ_EVEN	MEM_DQ_EVEN	*	MEM_DQ_EVEN2DQ_EVEN
MEM_DQ_EVEN	MEM_DQS	*	MEM_DQ_EVEN2MEM
MEM_DQ_EVEN	MEM_DQ_ODD	*	MEM_DQ_EVEN2DQ_ODD
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQ_ODD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQ_EVEN	*	MEM_CTRL2MEM
MEM_CMD	MEM_CLK	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DQ_ODD	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM
MEM_CMD	MEM_DQ_EVEN	*	MEM_CMD2MEM
MEM_CLK	*	*	MEM_2OTHER
MEM_CTRL	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_DQ_ODD	*	*	MEM_2OTHER
MEM_DQS	*	*	MEM_2OTHER
MEM_DQ_EVEN	*	*	MEM_2OTHER

Need to support MEM\*-style wildcards!

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_POWER_WIDTH	*	Y	0.500 MM	0.175 MM	=STANDARD	=STANDARD	=STANDARD

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_POWER_PHY	*	MEM_POWER_WIDTH	MEM_POWER	*	0.2 MM	?

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_RCOMP_PHY	*	Y	0.175 MM	0.175 MM	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_RCOMP	*	0.2 MM	?

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
MEM_70D	MEM_CLK		MEM A CLK P<3..0>
MEM_70D	MEM_CLK		MEM A CLK N<3..0>
MEM_39S	MEM_CTRL		MEM A CKE<3..0>
MEM_39S	MEM_CTRL		MEM A CS L<3..0>
MEM_39S	MEM_CTRL		MEM A ODT<3..0>
MEM_35S	MEM_CMD		MEM A A<15..0>
MEM_35S	MEM_CMD		MEM A BA<2..0>
MEM_35S	MEM_CMD		MEM A RAS L
MEM_35S	MEM_CMD		MEM A CAS L
MEM_35S	MEM_CMD		MEM A WE L
MEM_45S	MEM_DQ_EVEN		MEM A DQ<7..0>
MEM_45S	MEM_DQ_EVEN		MEM A DM<0>
MEM_45S	MEM_DQ_ODD		MEM A DQ<15..8>
MEM_45S	MEM_DQ_ODD		MEM A DM<1>
MEM_45S	MEM_DQ_EVEN		MEM A DQ<23..16>
MEM_45S	MEM_DQ_EVEN		MEM A DM<2>
MEM_45S	MEM_DQ_ODD		MEM A DQ<31..24>
MEM_45S	MEM_DQ_ODD		MEM A DM<3>
MEM_45S	MEM_DQ_EVEN		MEM A DQ<39..32>
MEM_45S	MEM_DQ_EVEN		MEM A DM<4>
MEM_45S	MEM_DQ_ODD		MEM A DQ<47..40>
MEM_45S	MEM_DQ_ODD		MEM A DM<5>
MEM_45S	MEM_DQ_EVEN		MEM A DQ<55..48>
MEM_45S	MEM_DQ_EVEN		MEM A DM<6>
MEM_45S	MEM_DQ_ODD		MEM A DQ<63..56>
MEM_45S	MEM_DQ_ODD		MEM A DM<7>
MEM_70D	MEM_DQS		MEM A DQS P<0>
MEM_70D	MEM_DQS		MEM A DQS N<0>
MEM_70D	MEM_DQS		MEM A DQS P<1>
MEM_70D	MEM_DQS		MEM A DQS N<1>
MEM_70D	MEM_DQS		MEM A DQS P<2>
MEM_70D	MEM_DQS		MEM A DQS N<2>
MEM_70D	MEM_DQS		MEM A DQS P<3>
MEM_70D	MEM_DQS		MEM A DQS N<3>
MEM_70D	MEM_DQS		MEM A DQS P<4>
MEM_70D	MEM_DQS		MEM A DQS N<4>
MEM_70D	MEM_DQS		MEM A DQS P<5>
MEM_70D	MEM_DQS		MEM A DQS N<5>
MEM_70D	MEM_DQS		MEM A DQS P<6>
MEM_70D	MEM_DQS		MEM A DQS N<6>
MEM_70D	MEM_DQS		MEM A DQS P<7>
MEM_70D	MEM_DQS		MEM A DQS N<7>
MEM_70D	MEM_CLK		MEM B CLK P<3..0>
MEM_70D	MEM_CLK		MEM B CLK N<3..0>
MEM_39S	MEM_CTRL		MEM B CKE<3..0>
MEM_39S	MEM_CTRL		MEM B CS L<3..0>
MEM_39S	MEM_CTRL		MEM B ODT<3..0>
MEM_35S	MEM_CMD		MEM B A<15..0>
MEM_35S	MEM_CMD		MEM B BA<2..0>
MEM_35S	MEM_CMD		MEM B RAS L
MEM_35S	MEM_CMD		MEM B CAS L
MEM_35S	MEM_CMD		MEM B WE L
MEM_45S	MEM_DQ_EVEN		MEM B DQ<7..0>
MEM_45S	MEM_DQ_EVEN		MEM B DM<0>
MEM_45S	MEM_DQ_ODD		MEM B DQ<15..8>
MEM_45S	MEM_DQ_ODD		MEM B DM<1>
MEM_45S	MEM_DQ_EVEN		MEM B DQ<23..16>
MEM_45S	MEM_DQ_EVEN		MEM B DM<2>
MEM_45S	MEM_DQ_ODD		MEM B DQ<31..24>
MEM_45S	MEM_DQ_ODD		MEM B DM<3>
MEM_45S	MEM_DQ_EVEN		MEM B DQ<39..32>
MEM_45S	MEM_DQ_EVEN		MEM B DM<4>
MEM_45S	MEM_DQ_ODD		MEM B DQ<47..40>
MEM_45S	MEM_DQ_ODD		MEM B DM<5>
MEM_45S	MEM_DQ_EVEN		MEM B DQ<55..48>
MEM_45S	MEM_DQ_EVEN		MEM B DM<6>
MEM_45S	MEM_DQ_ODD		MEM B DQ<63..56>
MEM_45S	MEM_DQ_ODD		MEM B DM<7>

MEMORY POWER PROPERTIES

VOLTAGE	PHYSICAL	SPACING	NET_TYPE
MEM_POWER_PHY	MEM_POWER		CPU DIMM VREF A
MEM_POWER_PHY	MEM_POWER		CPU DIMM VREF B
MEM_POWER_PHY	MEM_POWER		VREFMARGIN DIMMA DQ
MEM_POWER_PHY	MEM_POWER		VREFMARGIN DIMMB DQ
MEM_POWER_PHY	MEM_POWER		CPU DIMM VREF A SW
MEM_POWER_PHY	MEM_POWER		CPU DIMM VREF B SW

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
MEM_70D	MEM_DQS		MEM B DQS P<0>
MEM_70D	MEM_DQS		MEM B DQS N<0>
MEM_70D	MEM_DQS		MEM B DQS P<1>
MEM_70D	MEM_DQS		MEM B DQS N<1>
MEM_70D	MEM_DQS		MEM B DQS P<2>
MEM_70D	MEM_DQS		MEM B DQS N<2>
MEM_70D	MEM_DQS		MEM B DQS P<3>
MEM_70D	MEM_DQS		MEM B DQS N<3>
MEM_70D	MEM_DQS		MEM B DQS P<4>
MEM_70D	MEM_DQS		MEM B DQS N<4>
MEM_70D	MEM_DQS		MEM B DQS P<5>
MEM_70D	MEM_DQS		MEM B DQS N<5>
MEM_70D	MEM_DQS		MEM B DQS P<6>
MEM_70D	MEM_DQS		MEM B DQS N<6>
MEM_70D	MEM_DQS		MEM B DQS P<7>
MEM_70D	MEM_DQS		MEM B DQS N<7>
MEM_RCOMP_PHY	MEM_RCOMP		CPU SM RCOMP0
MEM_RCOMP_PHY	MEM_RCOMP		CPU SM RCOMP1
MEM_RCOMP_PHY	MEM_RCOMP		CPU SM RCOMP2
MEM_70D	MEM_DQS		TP MEM B DQS P<8>
MEM_70D	MEM_DQS		TP MEM B DQS N<8>
MEM_70D	MEM_DQS		TP MEM A DQS P<8>
MEM_70D	MEM_DQS		TP MEM A DQS N<8>

ADD RULES TO NC\_DQS<8>  
TO CLEAR CHECK\_PLUS ERRORS

SYNC MASTER=K75F\_MLB SYNC DATE=04/14/2010

Apple Inc.

051-8600

A.0.0

101 OF 110

83 OF 92

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=4X_DIELECTRIC	?	PCIE	TOP,BOTTOM	=4X_DIELECTRIC	?
CLK_PCIE	*	0.5 MM	?				

CPU

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?
CPU_ITP	*	0.2 MM	?
CPU_RCOMP	*	0.2 MM	?

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=5X_DIELECTRIC	?	SATA	TOP,BOTTOM	=5X_DIELECTRIC	?

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
FDI_MISC	CPU_50S	CPU_AGTL	FDI_FSYNC<1..0>
	CPU_50S	CPU_AGTL	FDI_LSYNC<1..0>
	CPU_50S	CPU_AGTL	FDI_INT
SATA SSD	SATA_85D	SATA	SATA SSD R2D C P
	SATA_85D	SATA	SATA SSD R2D C N
	SATA_85D	SATA	SATA SSD R2D P
	SATA_85D	SATA	SATA SSD R2D N
	SATA_85D	SATA	SATA SSD D2R P
	SATA_85D	SATA	SATA SSD D2R N
	SATA_85D	SATA	SATA SSD D2R C P
	SATA_85D	SATA	SATA SSD D2R C N
CLOCKS	CLK_PCIE_100D	CLK_PCIE	DMI MIDBUS CLK100M P
	CLK_PCIE_100D	CLK_PCIE	DMI MIDBUS CLK100M N
CPU ITP	CPU_50S	CPU_ITP	XDP BPM L<7..0>
	CPU_50S	CPU_ITP	CPU CFG<17..0>
	CPU_50S	CPU_ITP	XDP OBSDATA A<3..0>
CPU_MISC	CPU_50S	CPU_RCOMP	CPU_PEG_COMP
	CPU_50S	CPU_RCOMP	CPU_PEG_RBIA5
	CPU_50S	CPU_RCOMP	CPU_COMP3
	CPU_50S	CPU_RCOMP	CPU_COMP2
	CPU_50S	CPU_RCOMP	CPU_COMP1
	CPU_50S	CPU_RCOMP	CPU_COMP0

ANY OTHER LYNNFIELD CONSTRAINTS NOT COVERED ON PAGES 101 AND 107 SHOULD GO ON THIS PAGE TOO

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	
PCIE GRAPHICS	PCIE_85D	PCIE	PEG R2D C P<15..0>	
	PCIE_85D	PCIE	PEG R2D C N<15..0>	
	PCIE_85D	PCIE	PEG D2R P<15..0>	
	PCIE_85D	PCIE	PEG D2R N<15..0>	
	PCIE_85D	PCIE	MMX PCIE R2D P<15..0>	
	PCIE_85D	PCIE	MMX PCIE R2D N<15..0>	
	PCIE_85D	PCIE	MMX PCIE D2R P<15..0>	
	PCIE_85D	PCIE	MMX PCIE D2R N<15..0>	
	PCIE I/O	PCIE_85D	PCIE	PCIE MINI R2D P
		PCIE_85D	PCIE	PCIE MINI R2D N
		PCIE_85D	PCIE	PCIE MINI R2D C P
		PCIE_85D	PCIE	PCIE MINI R2D C N
PCIE_85D		PCIE	PCIE MINI D2R P	
PCIE_85D		PCIE	PCIE MINI D2R N	
PCIE_85D		PCIE	PCIE MINI R2D L P	
PCIE_85D		PCIE	PCIE MINI R2D L N	
PCIE_85D		PCIE	PCIE FW R2D P	
PCIE_85D		PCIE	PCIE FW R2D N	
PCIE_85D		PCIE	PCIE FW R2D C P	
PCIE_85D		PCIE	PCIE FW R2D C N	
PCIE_85D		PCIE	PCIE FW D2R P	
PCIE_85D		PCIE	PCIE FW D2R N	
PCIE_85D		PCIE	PCIE FW D2R C P	
PCIE_85D		PCIE	PCIE FW D2R C N	
DMI		PCIE_85D	PCIE	DMI S2N P<3..0>
		PCIE_85D	PCIE	DMI S2N N<3..0>
	PCIE_85D	PCIE	DMI N2S P<3..0>	
	PCIE_85D	PCIE	DMI N2S N<3..0>	
FDI	PCIE_85D	PCIE	FDI DATA N<7..0>	
	PCIE_85D	PCIE	FDI DATA P<15..0>	
PCIE REF CLOCKS	CLK_PCIE_100D	CLK_PCIE	GPU CLK100M PCIE P	
	CLK_PCIE_100D	CLK_PCIE	GPU CLK100M PCIE N	
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M MINI CON P	
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M MINI CON N	
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M MINI P	
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M MINI N	
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M FW P	
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M FW N	
	ENET_100D	ENET_MII	PCIE CLK100M ENET P	
	ENET_100D	ENET_MII	PCIE CLK100M ENET N	
SATA	SATA_85D	SATA	SATA HDD R2D C P	
	SATA_85D	SATA	SATA HDD R2D C N	
	SATA_85D	SATA	SATA HDD R2D P	
	SATA_85D	SATA	SATA HDD R2D N	
	SATA_85D	SATA	SATA HDD D2R P	
	SATA_85D	SATA	SATA HDD D2R N	
	SATA_85D	SATA	SATA HDD D2R C P	
	SATA_85D	SATA	SATA HDD D2R C N	
	SATA_85D	SATA	SATA ODD R2D C P	
	SATA_85D	SATA	SATA ODD R2D C N	
	SATA_85D	SATA	SATA ODD R2D P	
	SATA_85D	SATA	SATA ODD R2D N	
	SATA_85D	SATA	SATA ODD D2R P	
	SATA_85D	SATA	SATA ODD D2R N	
	SATA_85D	SATA	SATA ODD D2R C P	
	SATA_85D	SATA	SATA ODD D2R C N	
	CLOCKS	CLK_PCIE_100D	CLK_PCIE	FSB CLK133M CPU P
		CLK_PCIE_100D	CLK_PCIE	FSB CLK133M CPU N
CLK_PCIE_100D		CLK_PCIE	GFX CLK120M DPLLSS P	
CLK_PCIE_100D		CLK_PCIE	GFX CLK120M DPLLSS N	
CLK_PCIE_100D		CLK_PCIE	FSB CLK133M ITP P	
CLK_PCIE_100D		CLK_PCIE	FSB CLK133M ITP N	
CLK_PCIE_100D		CLK_PCIE	PCIE CLK100M CPU P	
CLK_PCIE_100D		CLK_PCIE	PCIE CLK100M CPU N	
CLK_PCIE_100D		CLK_PCIE	PCIE CLK100M PCH P	
CLK_PCIE_100D		CLK_PCIE	PCIE CLK100M PCH N	
CLK_PCIE_100D		CLK_PCIE	FSB CLK133M PCH P	
CLK_PCIE_100D		CLK_PCIE	FSB CLK133M PCH N	
CLK_PCIE_100D	CLK_PCIE	PCH CLK96M DOT P		
CLK_PCIE_100D	CLK_PCIE	PCH CLK96M DOT N		
CLK_PCIE_100D	CLK_PCIE	PCH CLK100M SATA P		
CLK_PCIE_100D	CLK_PCIE	PCH CLK100M SATA N		

SYNC MASTER=K75F MLB SYNC DATE=04/14/2010

PCIE/DMI/FDI/SATA CONSTRAINTS

Apple Inc.

051-8600

A.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER: 051-8600

REVISION: A.0.0

PAGE: 102 OF 110

SHEET: 84 OF 92

PCH CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCH_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCH	*	0.2 MM	?
COMP_PCH	*	0.2 MM	?

PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=STANDARD	?
CLK_PCI	*	0.2 MM	?

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	0.15 MM	?
CLK_LPC	*	0.2 MM	?

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2X_DIELECTRIC	?

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2X_DIELECTRIC	?

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2X_DIELECTRIC	?

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	0.2 MM	?

XTAL Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_XTAL	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
XTAL	*	=4X_DIELECTRIC	?

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
	PCI_55S	PCI	PCI REQ0 L
	PCI_55S	PCI	PCI REQ1 L
	CLK_PCI_55S	CLK_PCI	PCH CLK33M PCIOUT
	CLK_PCI_55S	CLK_PCI	PCH CLK33M PCIIN
	LPC_55S	LPC	LPC AD<3..0>
	LPC_55S	LPC	LPC FRAME L
	CLK_LPC_55S	CLK_LPC	LPC CLK33M SMC R
	CLK_LPC_55S	CLK_LPC	LPC CLK33M SMC
	CLK_LPC_55S	CLK_LPC	LPC CLK33M LPCPLUS
	CLK_LPC_55S	PM	PM CLK32K SUSCLK R
	CLK_LPC_55S	PM	PM CLK32K SUSCLK
	CLK_LPC_55S	CLK_LPC	LPC CLK33M LPCPLUS R
	USB_90D	USB	USB EXTA P
	USB_90D	USB	USB EXTA N
	USB_90D	USB	USB PORT0 P
	USB_90D	USB	USB PORT0 N
	USB_90D	USB	USB EXTB P
	USB_90D	USB	USB EXTB N
	USB_90D	USB	USB PORT1 P
	USB_90D	USB	USB PORT1 N
	USB_90D	USB	USB EXTC P
	USB_90D	USB	USB EXTC N
	USB_90D	USB	USB PORT2 P
	USB_90D	USB	USB PORT2 N
	USB_90D	USB	USB EXTD P
	USB_90D	USB	USB EXTD N
	USB_90D	USB	USB D MUXED P
	USB_90D	USB	USB D MUXED N
	USB_90D	USB	USB PORT3 P
	USB_90D	USB	USB PORT3 N
	USB_90D	USB	USB CAMERA P
	USB_90D	USB	USB CAMERA N
	USB_90D	USB	USB CAMERA L P
	USB_90D	USB	USB CAMERA L N
	USB_90D	USB	USB BT P
	USB_90D	USB	USB BT N
	USB_90D	USB	USB BT L P
	USB_90D	USB	USB BT L N
	USB_90D	USB	USB IR P
	USB_90D	USB	USB IR N
	USB_90D	USB	USB IR L P
	USB_90D	USB	USB IR L N
	USB_90D	USB	USB SDCARD P
	USB_90D	USB	USB SDCARD N
	USB_90D	USB	USB SDCARD L P
	USB_90D	USB	USB SDCARD L N
	USB_90D	USB	USB WM P
	USB_90D	USB	USB WM N
	USB_90D	USB	USB WM L P
	USB_90D	USB	USB WM L N
	USB_90D	USB	USB MINI P
	USB_90D	USB	USB MINI N
	USB_90D	USB	USB BRCRYPT P
	USB_90D	USB	USB BRCRYPT N
	CLK_XTAL	XTAL	PCH CLK32K RTCX1
	CLK_XTAL	XTAL	PCH CLK32K RTCX2
	CLK_XTAL	XTAL	CK505 XTAL IN
	CLK_XTAL	XTAL	CK505 XTAL OUT
	CLK_PCH_55S	CLK_PCH	PCH CLK14P3M REFCLK
	USB_90D	USB	USB BRCRYPT L P
	USB_90D	USB	USB BRCRYPT L N
	USB_90D	USB	USB HUB1 UP P
	USB_90D	USB	USB HUB1 UP N
	USB_90D	USB	USB HUB2 UP P
	USB_90D	USB	USB HUB2 UP N

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
	SEP_55S	SEP	SPI CLK R
	SEP_55S	SEP	SPI CLK
	SEP_55S	SEP	SPI MOSI R
	SEP_55S	SEP	SPI MOSI
	SEP_55S	SEP	SPI MISO
	SEP_55S	SEP	SPI MISO R
	SEP_55S	SEP	SPI CS0 R L
	SEP_55S	SEP	SPI CS0 L
	SEP_55S	SEP	SPI MLB CS L
	SEP_55S	SEP	SPI ALT CS L
	SEP_55S	SEP	SPIROM USE MLB
	SEP_55S	SEP	SPI ALT MOSI
	SEP_55S	SEP	SPI ALT MISO
	SEP_55S	SEP	SPI ALT CS
	HDA_55S	HDA	HDA BIT CLK
	HDA_55S	HDA	HDA BIT CLK R
	HDA_55S	HDA	HDA RST L
	HDA_55S	HDA	HDA RST R L
	HDA_55S	HDA	HDA SDOUT
	HDA_55S	HDA	HDA SDOUT R
	HDA_55S	HDA	HDA SYNC
	HDA_55S	HDA	HDA SYNC R
	HDA_55S	HDA	HDA SDINO
	HDA_55S	HDA	AUD SDI R
	HDA_55S	HDA	AUD SPDIF IN
	HDA_55S	HDA	AUD SPDIF OUT
	HDA_55S	HDA	AUD SPDIF CHIP
	HDA_55S	HDA	AUD SPKR OUTLO1L POUT
	HDA_55S	HDA	AUD SPKR OUTLO1L NOUT
	HDA_55S	HDA	AUD SPKR OUTLO1R POUT
	HDA_55S	HDA	AUD SPKR OUTLO1R NOUT
	HDA_55S	HDA	AUD SPKR OUTLO2L POUT
	HDA_55S	HDA	AUD SPKR OUTLO2L NOUT
	HDA_55S	HDA	AUD SPKR OUTLO2R POUT
	HDA_55S	HDA	AUD SPKR OUTLO2R NOUT
	CLK_XTAL	XTAL	PCH CLK25M XTALOUT
	CLK_XTAL	XTAL	PCH CLK25M XTALIN
	PCH_55S	COMP_PCH	PCH USB RBIAS
	PCH_55S	COMP_PCH	PCH SATAICOMP
	PCH_55S	COMP_PCH	PCH XCLK RCOMP
	PCH_55S	COMP_PCH	PCH DMI COMP
	CLK_XTAL	XTAL	USB HUB1 XTAL1
	CLK_XTAL	XTAL	USB HUB1 XTAL2
	PCH_55S	COMP_PCH	USB HUB1 RBIAS
	CLK_XTAL	XTAL	USB HUB2 XTAL1
	CLK_XTAL	XTAL	USB HUB2 XTAL2
	PCH_55S	COMP_PCH	USB HUB2 RBIAS

SYNC MASTER=K75F MLB SYNC DATE=04/14/2010

IBEX PEAK CONSTRAINTS

Apple Inc.

DRAWING NUMBER: 051-8600

REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 103 OF 110

SHEET: 85 OF 92



8

7

6

5

4

3

2

1

CAESAR II (ETHERNET) CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BUFO_CLK	*	=3:1_SPACING	?
ENET_MII	*	0.3 MM	?
ENET_SE	*	=STANDARD	?

SOURCE: BROADCOM 5764M-DS04-RDS. PAGE 38

CAESAR II (ETHERNET) CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_DIFF	*	0.6 MM	?

SOURCE: BROADCOM 5764-DS04-RDS. PAGE 38

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
	ENET_50S	ENET_SE	ENET_RDAC	36
	ENET_50S	BUFO_CLK	ENET_CLK25M_XTALI	36
	ENET_50S	BUFO_CLK	ENET_CLK25M_XTALO	36
	ENET_50S	BUFO_CLK	ENET_CLK25M_XTAL	36
	ENET_100D	ENET_DIFF	ENET_MDI P<3..0>	36 38
	ENET_100D	ENET_DIFF	ENET_MDI N<3..0>	36 38
	ENET_100D	ENET_DIFF	ENET_MDI T P<3..0>	38
	ENET_100D	ENET_DIFF	ENET_MDI T N<3..0>	38
	ENET_100D	ENET_MII	PCIE_ENET_R2D_P	36
	ENET_100D	ENET_MII	PCIE_ENET_R2D_N	36
	ENET_100D	ENET_MII	PCIE_ENET_D2R_P	36 38
	ENET_100D	ENET_MII	PCIE_ENET_D2R_N	36 38
	ENET_100D	ENET_MII	PCIE_ENET_R2D_C_P	36 38
	ENET_100D	ENET_MII	PCIE_ENET_R2D_C_N	36 38
	ENET_100D	ENET_MII	PCIE_ENET_D2R_C_P	36
	ENET_100D	ENET_MII	PCIE_ENET_D2R_C_N	36

D

D

C

C

FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_110D	*	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_TP	*	=3:1_SPACING	?

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
	FW_110D	FW_TP	FW_PORT0_TPA_P	40 41
	FW_110D	FW_TP	FW_PORT0_TPA_N	40 41
	FW_110D	FW_TP	FW_PORT0_TPB_P	40 41
	FW_110D	FW_TP	FW_PORT0_TPB_N	40 41
PORT 1 & 2 NOT USED				
	FW_110D	FW_TP	FW_P0_TPA_L_P	40
	FW_110D	FW_TP	FW_P0_TPA_L_N	40
	FW_110D	FW_TP	FW_P0_TPB_L_P	40
	FW_110D	FW_TP	FW_P0_TPB_L_N	40
UNUSED FW NETS PHYSICAL PROPERTIES				
	FW_110D	FW_TP	FW_P1_TPA_P	39 40
	FW_110D	FW_TP	FW_P1_TPA_N	39 40
	FW_110D	FW_TP	FW_P2_TPA_P	39 40
	FW_110D	FW_TP	FW_P2_TPA_N	39 40
AUDIO MIC PHYSICAL PROPERTIES				
	AUDIO_PHY	AUDIO	AUD_MIC1_IN_N	59 60
	AUDIO_PHY	AUDIO	AUD_MIC1_IN_P	59 60

B

B

FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
AUDIO_PHY	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
AUDIO	*	=STANDARD	?

A

A

SYNC MASTER=K75F MLB SYNC DATE=04/14/2010

ENET/FIREWIRE CONSTRAINTS

Apple Inc. 051-8600 D

REVISION A.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

104 OF 110  
86 OF 92

8

7

6

5

4

3

2

1



8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	0.08MM	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3:1_SPACING	?

PAIRS SHOULD BE WITHIN 100 MILS OF CLOCK LENGTH.  
 DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.  
 DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.  
 Max length of LVDS/DisplayPort/TMDS traces: 12 inches.

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
ASSIGNED IN CONT. MGR.				
	ne_85d	DISPLAYPORT	DP ML CONN P<3..0>	80
	ne_85d	DISPLAYPORT	DP ML CONN N<3..0>	80
	ne_85d	DISPLAYPORT	DP INT LINK CONN P<3..0>	77
	ne_85d	DISPLAYPORT	DP INT LINK CONN N<3..0>	77
	ne_85d	DISPLAYPORT	DP INT LINK P<3..0>	77 79
	ne_85d	DISPLAYPORT	DP INT LINK N<3..0>	77 79
	ne_85d	DISPLAYPORT	DP INT AUXCH P	77 79
	ne_85d	DISPLAYPORT	DP INT AUXCH N	77 79
	ne_85d	DISPLAYPORT	DP EXT LINK P<3..0>	78 80
	ne_85d	DISPLAYPORT	DP EXT LINK N<3..0>	78 80
	ne_85d	DISPLAYPORT	DP EXT AUXCH P	78 80 81
	ne_85d	DISPLAYPORT	DP EXT AUXCH N	78 80 81
	ne_85d	DISPLAYPORT	DP EXT LINK C P<3..0>	78
	ne_85d	DISPLAYPORT	DP EXT LINK C N<3..0>	78
	ne_85d	DISPLAYPORT	MXM DP A ML P<3..0>	73 78
	ne_85d	DISPLAYPORT	MXM DP A ML N<3..0>	73 78
	ne_85d	DISPLAYPORT	MXM DP A AUX C P	78
	ne_85d	DISPLAYPORT	MXM DP A AUX C N	78
	ne_85d	DISPLAYPORT	MXM DP A AUX P	73 78
	ne_85d	DISPLAYPORT	MXM DP A AUX N	73 78
	ne_85d	DISPLAYPORT	MXM DP C ML P<3..0>	73 79
	ne_85d	DISPLAYPORT	MXM DP C ML N<3..0>	73 79
	ne_85d	DISPLAYPORT	MXM DP C AUX P	73 79
	ne_85d	DISPLAYPORT	MXM DP C AUX N	73 79
	ne_85d	DISPLAYPORT	MXM DP C AUX C P	79
	ne_85d	DISPLAYPORT	MXM DP C AUX C N	79
	ne_85d	DISPLAYPORT	DP MUX P<3..0>	78 79
	ne_85d	DISPLAYPORT	DP MUX N<3..0>	78 79
	ne_85d	DISPLAYPORT	DP MUX AUXCH P	78 79
	ne_85d	DISPLAYPORT	DP MUX AUXCH N	78 79
	ne_85d	DISPLAYPORT	DP EQLZ AUXCH P	79
	ne_85d	DISPLAYPORT	DP EQLZ AUXCH N	79
	ne_85d	DISPLAYPORT	MXM DP A ML C P<3..0>	78
	ne_85d	DISPLAYPORT	MXM DP A ML C N<3..0>	78
	ne_85d	DISPLAYPORT	MXM DP C ML C P<3..0>	79
	ne_85d	DISPLAYPORT	MXM DP C ML C N<3..0>	79
	ne_85d	DISPLAYPORT	DP TX EQ AUXCH P	78
	ne_85d	DISPLAYPORT	DP TX EQ AUXCH N	78
	ne_85d	DISPLAYPORT	MXM DP A ML EO P<3..0>	78
	ne_85d	DISPLAYPORT	MXM DP A ML EO N<3..0>	78

UNUSED VIDEO NET PHYSICAL CONSTRAINTS				
	ne_85d	DISPLAYPORT	MXM DP B AUX P	73 76
	ne_85d	DISPLAYPORT	MXM DP B AUX N	73 76
	ne_85d	DISPLAYPORT	MXM DP D AUX P	73 76
	ne_85d	DISPLAYPORT	MXM DP D AUX N	73 76
	ne_85d	DISPLAYPORT	MXM LVDS A CLK P	74 76
	ne_85d	DISPLAYPORT	MXM LVDS A CLK N	74 76
	ne_85d	DISPLAYPORT	MXM LVDS B CLK P	74 76
	ne_85d	DISPLAYPORT	MXM LVDS B CLK N	74 76
	ne_85d	DISPLAYPORT	MXM DP B ML P<3..0>	73 76
	ne_85d	DISPLAYPORT	MXM DP B ML N<3..0>	73 76
	ne_85d	DISPLAYPORT	MXM DP D ML P<3..0>	73 76
	ne_85d	DISPLAYPORT	MXM DP D ML N<3..0>	73 76
	ne_85d	DISPLAYPORT	MXM LVDS A DATA P<3..0>	74 76
	ne_85d	DISPLAYPORT	MXM LVDS A DATA N<3..0>	74 76
	ne_85d	DISPLAYPORT	MXM LVDS B DATA P<3..0>	74 76
	ne_85d	DISPLAYPORT	MXM LVDS B DATA N<3..0>	74 76

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

SYNC MASTER=K75F MLB SYNC DATE=04/14/2010

**GRAPHICS CONSTRAINTS**

Apple Inc.

DRAWING NUMBER: 051-8600 SIZE: D

REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE: 105 OF 110  
 SHEET: 87 OF 92

8

7

6

5

4

3

2

1

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SMB_555	SMB	SMB	SMBUS SMC A S3 SCL	48
SMB_555	SMB	SMB	SMBUS SMC A S3 SDA	48
SMB_555	SMB	SMB	SMBUS SMC B S0 SCL	48
SMB_555	SMB	SMB	SMBUS SMC B S0 SDA	48
SMB_555	SMB	SMB	SMBUS SMC 0 S0 SCL	48
SMB_555	SMB	SMB	SMBUS SMC 0 S0 SDA	48
SMB_555	SMB	SMB	SMBUS SMC BSA SCL	48
SMB_555	SMB	SMB	SMBUS SMC BSA SDA	48
SMB_555	SMB	SMB	SMBUS SMC MGMT SCL	48 88
SMB_555	SMB	SMB	SMBUS SMC MGMT SDA	48 88
SMB_555	SMB	SMB	SMBUS SMC MGMT SCL	48 88
SMB_555	SMB	SMB	SMBUS SMC MGMT SDA	48 88
SMB_555	SMB	SMB	SMBUS_PCH_S0_CLK	48
SMB_555	SMB	SMB	SMBUS_PCH_S0_DATA	48
SMB_555	SMB	SMB	SMBUS_PCH_CLK	18 48
SMB_555	SMB	SMB	SMBUS_PCH_DATA	18 48
SMB_555	SMB	SMB	SML_PCH_0_CLK	18 48
SMB_555	SMB	SMB	SML_PCH_0_DATA	18 48
SMB_555	SMB	SMB	SML_PCH_1_CLK	18 48
SMB_555	SMB	SMB	SML_PCH_1_DATA	18 48
CLK_XTAL	XTAL	XTAL	SMC_XTAL	45 46
CLK_XTAL	XTAL	XTAL	SMC_XTAL	45 46

SMC VOLTAGE/CURRENT NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MMX	THERM_DIFF	THERMAL	MMX_ISENSE_P	50
MMX	THERM_DIFF	THERMAL	MMX_ISENSE_N	50
SENSE_CPU_1V5_S3_P	THERM_DIFF	THERMAL	SENSE_CPU_1V5_S3_P	49
SENSE_CPU_1V5_S3_N	THERM_DIFF	THERMAL	SENSE_CPU_1V5_S3_N	49
SENSE_CPU_1V5_S0_P	THERM_DIFF	THERMAL	SENSE_CPU_1V5_S0_P	49
SENSE_CPU_1V5_S0_N	THERM_DIFF	THERMAL	SENSE_CPU_1V5_S0_N	49
SENSE_CPU_1V5_P	THERM_DIFF	THERMAL	SENSE_CPU_1V5_P	49
SENSE_CPU_1V5_N	THERM_DIFF	THERMAL	SENSE_CPU_1V5_N	49
SENSE_CPU_VTT_P	THERM_DIFF	THERMAL	SENSE_CPU_VTT_P	49
SENSE_CPU_VTT_N	THERM_DIFF	THERMAL	SENSE_CPU_VTT_N	49
SENSE_CPU_VTT1_P	THERM_DIFF	THERMAL	SENSE_CPU_VTT1_P	49
SENSE_CPU_VTT1_N	THERM_DIFF	THERMAL	SENSE_CPU_VTT1_N	49
SENSE_CPU_VTT2_P	THERM_DIFF	THERMAL	SENSE_CPU_VTT2_P	49
SENSE_CPU_VTT2_N	THERM_DIFF	THERMAL	SENSE_CPU_VTT2_N	49
			GND_SMC_AVSS	45 46 49 50
			SMC_CPU_1V5_ISENSE	46 49
			SMC_CPU_1V5_ISENSE_R	49
			SMC_CPU_1V5_VSENSE	46 49
			SMC_CPU_VTT_ISENSE	46 49
			SMC_CPU_VTT_ISENSE_R	49
			SMC_CPU_VTT_VSENSE	46 49
			SMC_CPU_1V8_ISENSE	46 49
			SMC_CPU_1V8_ISENSE_R	46 49
			SMC_CPU_1V8_VSENSE	46 49
			SMC_CPU_VSENSE	45 49
	VID_PHY	VR_CTL	VR_CPU_IOUT	13 64
	THERM_DIFF	THERMAL	VR_ISNS_CPU_P	49
	THERM_DIFF	THERMAL	VR_ISNS_CPU_N	49
			SNS_PS_CPU_ISNS	49
			SMC_CPU_ISENSE	45 49
			SMC_CPU_INPUT_ISENSE	46
			SMC_CPU_INPUT_VSENSE	46
			SMC_DIMM_1V5_ISENSE	46 50
			SMC_1V5_S3_ISENSE_R	46 50
			SMC_DIMM_1V5_VSENSE	46 50
			SMC_GPU_ISENSE	45 50
			SMC_MMX_ISENSE_R	50
			SMC_GPU_VSENSE	45 50

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_555	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

NET_SPACING_TYPER1	NET_SPACING_TYPER2	AREA_TYPE	SPACING_RULE_SET
THERMAL	*	*	4:1_SPACING
THERMAL	POWER	*	PWR_P2MM
THERMAL	GND	*	GND_P2MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
THERM_DIFF	*	1:1_DIFFPAIR
SNS_DIFF	*	1:1_DIFFPAIR

SMC THERMAL NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SENS	THERM_DIFF	THERMAL	SNS T DP1 DN6	51 88
SENS	THERM_DIFF	THERMAL	SNS T DN1 DP6	51 88
SENS	THERM_DIFF	THERMAL	SNS T DP2 DN3	51
SENS	THERM_DIFF	THERMAL	SNS T DN2 DP3	51
SENS	THERM_DIFF	THERMAL	SNS T DN1 DP6	51 88
SENS	THERM_DIFF	THERMAL	SNS T DP1 DN6	51 88
SENS	THERM_DIFF	THERMAL	SNS T DP4 DN5	51
SENS	THERM_DIFF	THERMAL	SNS T DN4 DP5	51
SENS	THERM_DIFF	THERMAL	SNS_LCD_P	51 92
SENS	THERM_DIFF	THERMAL	SNS_LCD_N	51 92
SENS	THERM_DIFF	THERMAL	SNS_ODD_P	51 92
SENS	THERM_DIFF	THERMAL	SNS_ODD_N	51 92
SENS	THERM_DIFF	THERMAL	SNS_CPU_H_P	51
SENS	THERM_DIFF	THERMAL	SNS_CPU_H_N	51
SENS	THERM_DIFF	THERMAL	SNS_SKIN_P	51 92
SENS	THERM_DIFF	THERMAL	SNS_SKIN_N	51 92
SENS	THERM_DIFF	THERMAL	SNS_AMB_P	51 92
SENS	THERM_DIFF	THERMAL	SNS_AMB_N	51 92
SENS	THERM_DIFF	THERMAL	SNS_MMX_P	51
SENS	THERM_DIFF	THERMAL	SNS_MMX_N	51
SENS	THERM_DIFF	THERMAL	SNS_CPU_THERMD_P	10 51
SENS	THERM_DIFF	THERMAL	SNS_CPU_THERMD_N	10 51
SENS			HDD_OOB_TEMP_FILT	51 92
SENS			HDD_OOB_TEMP	51
SENS			HDD_OOB_TEMP_R	51
SENS			SMC_HDD_OOB_TEMP	61

SYNC\_MASTER=K75F\_MLB SYNC\_DATE=04/14/2010

**SMC Constraints**

Apple Inc.

DRAWING NUMBER: 051-8600 SIZE: D

REVISION: A.0.0

BRANCH:

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE: 106 OF 110  
 SHEET: 88 OF 92

Table with columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. It lists various power net configurations and their corresponding spacing rules.

POWER NET PROPERTIES

Main table for POWER NET PROPERTIES. Columns: PHYSICAL, SPACING, VOLTAGE, NET\_NAME. Lists numerous power nets like VR CPU PHASE1, PP3V3 S0, PP5V S0, etc., with their physical and spacing constraints.

POWER NET PROPERTIES

Table for POWER NET PROPERTIES showing physical and spacing constraints for various power nets. Columns: PHYSICAL, SPACING, VOLTAGE, NET\_NAME.

SENSING NET PROPERTIES

Table for SENSING NET PROPERTIES. Columns: PHYSICAL, SPACING, NET\_NAME. Lists sensing nets like VR CPU ISNS1 P, VR CPU ISNS2 N, etc.

VR CTRL NET PROPERTIES

Table for VR CTRL NET PROPERTIES. Columns: PHYSICAL, SPACING, NET\_NAME. Lists VR control nets like VR CPU PH1 SNUB, VR CPU PH2 SNUB, etc.

VR CTRL NET PROPERTIES

Table for VR CTRL NET PROPERTIES showing physical and spacing constraints for various VR control nets.

VR VID NET PROPERTIES

Table for VR VID NET PROPERTIES. Columns: PHYSICAL, SPACING, NET\_NAME. Lists VR video nets like CPU VID<0>, CPU VID<1>, etc.

D

D

C

C

B

B

A

A

Apple Inc. logo and drawing title: POWER CONSTRAINTS. Includes drawing number 051-8600, revision A.0.0, and page information 107 OF 110, 89 OF 92. Also includes a notice of proprietary property.

8

7

6

5

4

3

2

1

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

D

D

C

C

B

B

A

A

8

7

6


5

4

3

2

1

SYNC MASTER=K75F_MLB		SYNC DATE=04/14/2010	
PAGE TITLE <b>BLANK PAGE</b>			
 Apple Inc.	DRAWING NUMBER	051-8600	SIZE D
	REVISION	A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	108 OF 110
		SHEET	90 OF 92

PM NET PROPERTIES  
(PM, RESET, EN, PGOOD)

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PM	*	*	2:1_SPACING
PM_VTT	PM_VTT	*	2:1_SPACING
PM_VTT	*	*	3:1_SPACING
PM_VTT	GND	*	DEFAULT
PM	GND	*	DEFAULT

PHYSICAL	NET_TYPE	SPACING	
PLT	PM	PLT RESET L	20 27
PLT	PM_VTT	PLT RESET LS1V1 L	11
PLT	PM	PM ACDC PS ON	6
PLT	PM	PM BATLOW L	15 19 45
PLT	PM	PM CLK32K SUSCLK	9 45 85
PLT	PM	PM CLK32K SUSCLK R	9 19 85
PLT	PM	PM CLKRUN L	15 19 45 47
PLT	PM	PM EXT TS L<0>	11 46
PLT	PM	PM EXT TS L<1>	11 46
PLT	PM	PM LAN PWRGD	15 19
PLT	PM_VTT	PSR CPURSTOUT L	11 25
PLT	PM	USB HUB RESET L	14 35
PLT	PM_VTT	PM MEM PWRGD	11 19
PLT	PM	PM ME PWRGD	19 63
PLT	PM	PM ME S0 EN G	72
PLT	PM	PM ME S0 EN G1	72
PLT	PM	PM ME S0 EN R	72
PLT	PM	PM MXM PGOOD	43 74
PLT	PM	PM PCH PWRGD	19 63
PLT	PM	PM PGOOD DDRREG S3	6 62 70
PLT	PM	PM PGOOD PVCORE CPU	6 26 63 64
PLT	PM	PM PWRBTN L	19 25 45
PLT	PM	PM RSMRST L	45 62
PLT	PM	PM RSMRST PCH L	19 62
PLT	PM	PM SLP M L	6 19 62
PLT	PM	PM SLP M R	
PLT	PM	PM SLP S3 L	6 19 32 33 37 46 62 63
PLT	PM	PM SLP S3 L AND S0 RDY	
PLT	PM	PM SLP S4 1 L	19 62
PLT	PM	PM SLP S4 2 L	19 45 46
PLT	PM	PM SLP S4 3 L	6 19
PLT	PM	PM SLP S4 L	19 32
PLT	PM	PM SLP S5 L	19 45
PLT	PM	PM SUS PWR ACK	19
PLT	PM_VTT	PM SYNC	11 19
PLT	PM	SDCARD PLT RST L	27 44
PLT	PM	PM SYSRST L	19 27 45
PLT	PM	PM SYS PWRGD	19 32 63
PLT	PM_VTT	PM THRMTRIP L	11 21 46
PLT	PM	RSMRST PWRGD	45 63
PLT	PM	RTC RESET L	18 91
PLT	PM_VTT	CPU PWRGD	11 31 35
PLT	PM	CPU RESET L	11 27
PLT	PM	PGOOD 1V05ME G1	63
PLT	PM	PGOOD 1V05ME G2	63
PLT	PM	PGOOD 1V8 S0 G1	63
PLT	PM	PGOOD 1V8 S0 G2	63
PLT	PM	PGOOD CPU GFX DDR	63
PLT	PM	PGOOD P12V S3	
PLT	PM	PGOOD P1V05 ME S5	
PLT	PM	PGOOD P1V5 S0	72
PLT	PM	PGOOD P1V8 S0	63
PLT	PM	PGOOD P3V3 ME	72
PLT	PM	PGOOD P3V3 S0	48 63 72
PLT	PM	PGOOD P3V3 S3	34 72
PLT	PM	PGOOD P5V S0	62 72
PLT	PM	PGOOD PCH AND P1V8	63
PLT	PM	PGOOD PCH S0	63
PLT	PM	PGOOD SYSPWROK	63
PLT	PM	PGOOD SYSPWROK R	63
PLT	PM	RTC RESET L	18 91
PLT	PM	P12V S3 EN	62 72
PLT	PM	P1V05 ME SM EN	62 72
PLT	PM	P1V5 S0 EN	62 72
PLT	PM	P3V3ME EN	62 72
PLT	PM	P3V3S0 EN	62 72
PLT	PM	P3V3S3 EN	62 72
PLT	PM	P5V S0 EN	62 72
PLT	PM	P5V S3 EN	62 69
PLT	PM	PCHCORE REG EN	62 68
PLT	PM	PCHCORE REG PGOOD	6 62 63 68
PLT	PM	PEG RESET L	9 27
PLT	PM	SDCARD RESET	21 25 44 92

PHYSICAL	NET_TYPE	SPACING	
4V5	PM	4V5_REG_EN	55
ALL	PM	ALL_SYS_PWRGD_R	6 25 32 63
ALL	PM	ALL_SYS_PWRGD_SMC	45 63
CK	PM	CK505_27MHZ_EN	26
CP	PM	CPUVTT_REG_EN	62 67
CP	PM_VTT	CPUVTT_REG_PGOOD	11 62 63 67
CPU	PM	CPU_MEM_RESET_L	11 32
DDR	PM	DDRVTT_EN	32 62 70
DBG	PM	DEBUG_RESET_L	27 47
FMP	PM	FMPHY_RESET_L	39
FW	PM	FWPIO_SNOOP_EN	39
FW	PM	FW_RESET_L	27 39
GFX	PM	GFX_VR_EN	
GFX	PM	GFX_VR_PGOOD	
LAN	PM	LAN_RESET_L	27 36
MEM	PM	MEM_RESET_L	30 31 32
MINI	PM	MINI_RESET_L	27 33
SMC	PM	SMC_DELAYED_PWRGD	46 63
SMC	PM	SMC_LRESET_L	27 45
SMC	PM	SMC_RESET_L	45 46 47
T2B	PM	T2B_RESET_L	
XDP	PM_VTT	XDP_CPUPWRGD	11 25
XDP	PM_VTT	XDP_DBRESET_L	11 25 27
XDP	PM_VTT	XDP_PWRGD	25

NET PHYSICAL FOR NC NETS  
REMOVE WHEN CHECKPLUS IS FIXED

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
PCIE GRAPHICS			
NO TEST=TRUE	PCIE_850	PCIE	NC PCIE CLK100M EXCARD N
NO TEST=TRUE	PCIE_850	PCIE	NC PCIE CLK100M EXCARD P
NO TEST=TRUE	PCIE_850	PCIE	NC PCIE EXCARD D2R N
NO TEST=TRUE	PCIE_850	PCIE	NC PCIE EXCARD D2R P
NO TEST=TRUE	PCIE_850	PCIE	NC PCIE EXCARD R2D C N
NO TEST=TRUE	PCIE_850	PCIE	NC PCIE EXCARD R2D C P
NO TEST=TRUE			
NO TEST=TRUE	USB_90D	USB	NC USB EXCARD N
NO TEST=TRUE	USB_90D	USB	NC USB EXCARD P
NO TEST=TRUE			
NO TEST=TRUE	USB_90D	USB	NC USB EXTE N
NO TEST=TRUE	USB_90D	USB	NC USB EXTE P
NO TEST=TRUE	USB_90D	USB	NC USB TPAD N
NO TEST=TRUE	USB_90D	USB	NC USB TPAD P

SYNC MASTER=K75F\_MLB SYNC DATE=04/14/2010

PAGE TITLE: PM RESETS ENABLES PGOOD CONST

DRAWING NUMBER: 051-8600 SIZE: D

REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 109 OF 110 SHEET: 91 OF 92

FUNCTIONAL TESTPOINTS FOR MAC-1 & ICT

J4700 USB CAMERA

85 44 PP5V\_S3\_CAMERA FUNC\_TEST=TRUE  
 85 44 USB\_CAMERA\_L\_P MIN\_ALLOWED\_TPS=1  
 85 44 USB\_CAMERA\_L\_N FUNC\_TEST=TRUE  
 85 44 USB\_CAMERA\_L\_N FUNC\_TEST=TRUE  
 1 PP5V\_S3\_REG Testpoint near J4700  
 2 Ground Testpoints near J4700

J4750 USB CARD READER

85 44 USB\_SDCARD\_L\_P FUNC\_TEST=TRUE  
 85 44 USB\_SDCARD\_L\_N FUNC\_TEST=TRUE  
 93 44 25 21 SDCARD\_RESET FUNC\_TEST=TRUE  
 1 PP3V3\_S3 Testpoint near J4750  
 2 Ground Testpoints near J4750  
 J4720 USB BLUETOOTH

85 44 USB\_BT\_L\_P FUNC\_TEST=TRUE  
 85 44 USB\_BT\_L\_N FUNC\_TEST=TRUE  
 1 PP3V3\_S3 Testpoint near J4720  
 2 Ground Testpoints near J4720

J4780 IR BOARD

85 44 USB\_IR\_L\_P FUNC\_TEST=TRUE  
 85 44 USB\_IR\_L\_N FUNC\_TEST=TRUE  
 1 PP5V\_S3\_REG Testpoint near J4780  
 2 Ground Testpoints near J4780

J4520 SATA ODD (HIGH SPEED)

84 42 SATA\_ODD\_R2D\_P FUNC\_TEST=TRUE  
 84 42 SATA\_ODD\_R2D\_N FUNC\_TEST=TRUE  
 84 42 SATA\_ODD\_D2R\_C\_N FUNC\_TEST=TRUE  
 84 42 SATA\_ODD\_D2R\_C\_P FUNC\_TEST=TRUE  
 84 42 SMC\_ODD\_DETECT FUNC\_TEST=TRUE  
 1 PP5V\_S0 Testpoint near J4520  
 5 Ground Testpoints near J4520

J4510 SATA HDD (HIGH SPEED)

84 42 SATA\_HDD\_R2D\_P FUNC\_TEST=TRUE  
 84 42 SATA\_HDD\_R2D\_N FUNC\_TEST=TRUE  
 84 42 SATA\_HDD\_D2R\_C\_N FUNC\_TEST=TRUE  
 84 42 SATA\_HDD\_D2R\_C\_P FUNC\_TEST=TRUE  
 3 Ground Testpoints near J4510

J5520 ANALOG LCD TEMP SENSOR

88 51 SNS\_LCD\_P FUNC\_TEST=TRUE  
 88 51 SNS\_LCD\_N FUNC\_TEST=TRUE

J5521 AMBIENT TEMP SENSOR

88 51 SNS\_AMB\_P FUNC\_TEST=TRUE  
 88 51 SNS\_AMB\_N FUNC\_TEST=TRUE

J5551 ODD TEMP SENSOR

88 51 SNS\_ODD\_P FUNC\_TEST=TRUE  
 88 51 SNS\_ODD\_N FUNC\_TEST=TRUE

J5600 ODD FAN

53 FAN\_0\_PWR\_L FUNC\_TEST=TRUE  
 53 FAN\_TACH0\_L FUNC\_TEST=TRUE  
 89 52 PP12V\_S0\_FAN0\_L FUNC\_TEST=TRUE  
 53 FAN\_0\_GND FUNC\_TEST=TRUE

J5700 CPU FAN

53 FAN\_2\_PWR\_L FUNC\_TEST=TRUE  
 53 FAN\_TACH2\_L FUNC\_TEST=TRUE  
 89 52 PP12V\_S0\_FAN2\_L FUNC\_TEST=TRUE  
 53 FAN\_2\_GND FUNC\_TEST=TRUE

J5601 HD FAN

53 FAN\_1\_PWR\_L FUNC\_TEST=TRUE  
 53 FAN\_TACH1\_L FUNC\_TEST=TRUE  
 89 52 PP12V\_S0\_FAN1\_L FUNC\_TEST=TRUE  
 53 FAN\_1\_GND FUNC\_TEST=TRUE

J5550 HDD TEMP SENSOR

88 51 HDD\_OOB\_TEMP\_FILT FUNC\_TEST=TRUE

J5560 SKIN TEMP SENSOR

88 51 SNS\_SKIN\_P FUNC\_TEST=TRUE  
 88 51 SNS\_SKIN\_N FUNC\_TEST=TRUE

J6601 AUDIO MICROPHONE

53 AUD\_MIC\_IN1\_N\_CONN FUNC\_TEST=TRUE  
 53 GND\_AUDIO\_MIC1\_CONN MIN\_ALLOWED\_TPS=16  
 53 AUD\_MIC\_IN1\_P\_CONN FUNC\_TEST=TRUE  
 1 Ground Testpoint near J6601

J6602 AUDIO RIGHT SPEAKER

85 59 54 AUD\_SPKR\_OUTL02R\_POUH FUNC\_TEST=TRUE  
 85 59 54 AUD\_SPKR\_OUTL02R\_NOUH FUNC\_TEST=TRUE  
 85 59 57 AUD\_SPKR\_OUTL01R\_POUH FUNC\_TEST=TRUE  
 85 59 57 AUD\_SPKR\_OUTL01R\_NOUH FUNC\_TEST=TRUE

J6603 AUDIO LEFT SPEAKER

85 59 54 AUD\_SPKR\_OUTL02L\_POUH FUNC\_TEST=TRUE  
 85 59 54 AUD\_SPKR\_OUTL02L\_NOUH FUNC\_TEST=TRUE  
 85 59 57 AUD\_SPKR\_OUTL01L\_POUH FUNC\_TEST=TRUE  
 85 59 57 AUD\_SPKR\_OUTL01L\_NOUH FUNC\_TEST=TRUE

85 6 GND 16 TR/S FUNC\_TEST=TRUE  
 MIN\_ALLOWED\_TPS=16

89 6 PP3V3\_S3 2 TR/S FUNC\_TEST=TRUE  
 MIN\_ALLOWED\_TPS=2

69 6 PP5V\_S3\_REG 2 TR/S FUNC\_TEST=TRUE  
 MIN\_ALLOWED\_TPS=1

89 6 PP5V\_S0 FUNC\_TEST=TRUE  
 MIN\_ALLOWED\_TPS=1

SYNC_MASTER=K75F_MLB		SYNC_DATE=04/14/2010	
<b>K22/K23 ICT/FCT</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8600	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		110 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		92 OF 92	
IV ALL RIGHTS RESERVED			